The Role of Back-Pressure in Implementing Latency-Insensitive Systems

被引：23
作者：
Carloni, Luca P. [1 ]
机构：
[1] Columbia Univ, New York, NY USA
来源：
ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE | 2006年 / 146卷 / 02期
关键词：
Latency-Insensitive Design; GALS; marked graphs; systems-on-chip (SOC); correct-by-construction methods;
D O I：
10.1016/j.entcs.2005.05.036
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Back-pressure is a logical mechanism to control the flow of information on a communication channel of a latency-insensitive system (LIS) while guaranteeing that no packet is lost. Back-pressure is necessary for building open LISs and it represents an interesting design alternative also for closed LISs because it makes possible to realize highly modular implementations with more predictable features in terms of design overhead (area, power). In discussing the role of back-pressure, we revisit the logic of the necessary building blocks, and explain the impact of the system topology on the system performance.
引用
收藏
页码：61 / 80
页数：20
相关论文
共 50 条
[1]   The synchronous languages 12 years later [J].
Benveniste, A ;
Caspi, P ;
Edwards, SA ;
Halbwachs, N ;
Le Guernic, P ;
De Simone, R .
PROCEEDINGS OF THE IEEE, 2003, 91 (01) :64-83
[2]   Xpipes: A network-on-chip architecture for gigascale systems-on-chip [J].
Bertozzi, Davide ;
Benini, Luca .
IEEE Circuits and Systems Magazine, 2004, 4 (02) :18-31
[3]   NoC synthesis flow for customized domain specific multiprocessor systems-on-chip [J].
Bertozzi, D ;
Jalabert, A ;
Murali, S ;
Tamhankar, R ;
Stergiou, S ;
Benini, L ;
De Micheli, G .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (02) :113-129
[4]  
Borgatti M., 2003, COMMUNICATION
[5]  
Burns S. M., 1991, ADV RES VLSI, P71
[6]  
Burns S.M., 1991, THESIS
[7]  
Carloni L. P., 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), P309, DOI 10.1109/ICCAD.1999.810667
[8]  
Carloni L. P., 1999, Computer Aided Verification. 11th International Conference, CAV'99. Proceedings (Lecture Notes in Computer Science Vol.1633), P123
[9]   Coping with latency in SOC design [J].
Carloni, LP ;
Sangiovanni-Vincentelli, AL .
IEEE MICRO, 2002, 22 (05) :24-35
[10]   Performance analysis and optimization of latency insensitive systems [J].
Carloni, LP ;
Sangiovanni-Vincentelli, AL .
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, :361-367
12345