DIGITAL SIGNAL PROCESSOR BOOSTS SPEED OF GRAPHICS DISPLAY SYSTEMS

被引：0

|

作者：

CROWELL, CD

SIMAR, R

机构：

来源：

ELECTRONIC DESIGN | 1985年 / 33卷 / 07期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：205 / 209

页数：5

相关论文

共 50 条

[1] Optical digital signal processor boosts speeds
Greenbaum, PJ
PHOTONICS SPECTRA, 2001, 35 (12) : 38 - +
[2] A GRAPHICS CO-PROCESSOR AND ITS DISPLAY PROCESSOR ICS
QUEINNEC, O
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1987, 33 (04) : 551 - 556
[3] SIMULATION OF MULTIPLE DIGITAL SIGNAL PROCESSOR SYSTEMS
CHANCE, RJ
JOURNAL OF MICROCOMPUTER APPLICATIONS, 1988, 11 (01): : 1 - 19
[4] A 32-BIT FLOATING POINT DIGITAL SIGNAL PROCESSOR FOR GRAPHICS APPLICATION
OHTOMO, H
ISHIZUKA, H
KASHIMURA, M
NAKAJIMA, A
HIRA, T
NEC RESEARCH & DEVELOPMENT, 1990, (99): : 47 - 52
[5] DIGITAL SIGNAL PROCESSOR ADDS CONTROL BUS TO SPEED CALCULATIONS
PANASUK, C
ELECTRONIC DESIGN, 1984, 32 (03) : 68 - 68
[6] ANALOG SIGNAL PROCESSOR AND DISPLAY FOR REACTOR SYSTEMS WITH DISCRETE MEASUREMENTS
SCHWEIZE.PF
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1970, NS17 (01) : 524 - &
[7] GRAPHICS CO-PROCESSOR AND ITS DISPLAY PROCESSOR ICS.
Queinnec, O.
IEEE Transactions on Consumer Electronics, 1987, CE-33 (04)
[8] DISPLAY AND STORAGE SYSTEMS FOR A DIGITAL SIGNAL ANALYZER
EDGERLEY, WM
SNYDER, DC
HEWLETT-PACKARD JOURNAL, 1977, 29 (02): : 14 - 17
[9] A new processor architecture for digital signal transport systems
Inamori, M
Ishii, K
Tsutsui, A
Shirakawa, K
Miyazaki, T
Nakada, H
IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (09): : 1408 - 1415
[10] A new processor architecture for digital signal transport systems
Inamori, M
Ishii, K
Tsutsui, A
Shirakawa, K
Nakada, H
Miyazaki, T
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 157 - 162

← 1 2 3 4 5 →