A LOW-FREQUENCY NOISE STUDY OF GATE-ALL-AROUND SOI TRANSISTORS

被引:16
|
作者
SIMOEN, E
MAGNUSSON, U
CLAEYS, C
机构
[1] IMEC, Leuven, B3001
关键词
D O I
10.1109/16.239748
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the low-frequency noise characteristics of both n and p-type gate-all-around (GAA) SOI MOS transistors are reported and compared with the noise behavior of conventional, partially depleted (PD) SOI transistors. As will be demonstrated, the input-referred noise of n-channel GAA transistors is considerably lower than for standard ones, which is related to the higher device transconductance, coupled to the occurrence of volume inversion. P-channel devices have a one order of magnitude lower noise spectral density than n-MOST's, which is due to the corresponding lower density of interface traps. GAA p-MOST's tend to have a lower average noise in weak inversion than their standard-SOI counterparts. In strong inversion, the reverse situation is often found. Finally, it will be demonstrated that in n-type GAA transistors no kink-related excess noise is observed, which is an additional benefit for using this type of SOI technology.
引用
收藏
页码:2054 / 2059
页数:6
相关论文
共 50 条
  • [31] RF and noise model of gate-all-around MOSFETs
    Lazaro, A.
    Iniguez, B.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2008, 23 (07)
  • [32] Low frequency noise in SOI transistors
    Tseng, T
    Woo, JCS
    Noise in Devices and Circuits III, 2005, 5844 : 23 - 30
  • [33] Thermal consideration in nanoscale gate-all-around vertical transistors
    Larrieu, Guilhem
    Rezgui, Houssem
    Kumar, Abhishek
    Muller, Jonas
    Pelloquin, Sylvain
    Wang, Yifan
    Deng, Marina
    Lecestre, Aurelie
    Maneux, Cristell
    Mukherjee, Chhandak
    2023 SILICON NANOELECTRONICS WORKSHOP, SNW, 2023, : 27 - 28
  • [34] Geometry engineering for the RF behavior of low-dimensional gate-all-around transistors
    Benali, A.
    Traversa, F. L.
    Albareda, G.
    Aghoutane, M.
    Oriols, X.
    2012 15TH INTERNATIONAL WORKSHOP ON COMPUTATIONAL ELECTRONICS (IWCE), 2012,
  • [35] Realization of Vertical Ge nanowires for Gate-All-Around transistors
    Liu, M.
    Mertens, K.
    Glass, S.
    Mantl, S.
    Buca, D.
    Zhao, Q. T.
    Trellenkamp, S.
    2018 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2018, : 209 - 212
  • [36] On trap identification in triple-gate FinFETs and Gate-All-Around Nanowire MOSFETs using low frequency noise spectroscopy
    Boudier, D.
    Cretu, B.
    Simoen, E.
    Veloso, A.
    Collaert, N.
    2017 INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2017,
  • [37] STATIC CHARACTERISTICS OF GATE-ALL-AROUND SOI MOSFETS AT CRYOGENIC TEMPERATURES
    SIMOEN, E
    CLAEYS, C
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 1995, 148 (02): : 635 - 642
  • [38] Performance of γ-irradiated gate-all-around SOI MOS OTA amplifiers
    Vandooren, A
    Francis, P
    Flandre, D
    Colinge, JP
    1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 62 - 63
  • [39] Realization of gate-all-around (GAA) SOI MOSFET using replacement gate mask
    Theng, A. L.
    Goh, W. L.
    Chan, Y. T.
    Tee, K. M.
    Chan, L.
    Ng, C. M.
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1129 - +
  • [40] On quantum effects and low frequency noise spectroscopy in Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures
    Boudier, D.
    Cretu, B.
    Simoen, E.
    Veloso, A.
    Collaert, N.
    2017 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2017), 2017, : 5 - 8