A LOW-FREQUENCY NOISE STUDY OF GATE-ALL-AROUND SOI TRANSISTORS

被引:16
|
作者
SIMOEN, E
MAGNUSSON, U
CLAEYS, C
机构
[1] IMEC, Leuven, B3001
关键词
D O I
10.1109/16.239748
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the low-frequency noise characteristics of both n and p-type gate-all-around (GAA) SOI MOS transistors are reported and compared with the noise behavior of conventional, partially depleted (PD) SOI transistors. As will be demonstrated, the input-referred noise of n-channel GAA transistors is considerably lower than for standard ones, which is related to the higher device transconductance, coupled to the occurrence of volume inversion. P-channel devices have a one order of magnitude lower noise spectral density than n-MOST's, which is due to the corresponding lower density of interface traps. GAA p-MOST's tend to have a lower average noise in weak inversion than their standard-SOI counterparts. In strong inversion, the reverse situation is often found. Finally, it will be demonstrated that in n-type GAA transistors no kink-related excess noise is observed, which is an additional benefit for using this type of SOI technology.
引用
收藏
页码:2054 / 2059
页数:6
相关论文
共 50 条
  • [21] Impact of Gate Electrodes on 1/f Noise of Gate-All-Around Silicon Nanowire Transistors
    Wei, Chengqing
    Jiang, Yu
    Xiong, Yong-Zhong
    Zhou, Xing
    Singh, Navab
    Rustagi, Subhash C.
    Lo, Guo Qiang
    Kwong, Dim-Lee
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (10) : 1081 - 1083
  • [22] Modeling of gate leakage in cylindrical gate-all-around transistors
    Ravi Solanki
    Saniya Minase
    Ashutosh Mahajan
    Rajendra Patrikar
    Journal of Computational Electronics, 2021, 20 : 1694 - 1701
  • [23] Modeling of gate leakage in cylindrical gate-all-around transistors
    Solanki, Ravi
    Minase, Saniya
    Mahajan, Ashutosh
    Patrikar, Rajendra
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (05) : 1694 - 1701
  • [24] An overview of low-frequency noise in advanced CMOS/SOI transistors
    Jomaah, J
    Balestra, F
    NOISE IN DEVICES AND CIRCUITS, 2003, 5113 : 159 - 167
  • [25] Electron Tomography of Gate-All-Around Nanowire Transistors
    Cherns, P. D.
    Lorut, F.
    Dupre, C.
    Tachi, K.
    Cooper, D.
    Chabli, A.
    Ernst, T.
    16TH INTERNATIONAL CONFERENCE ON MICROSCOPY OF SEMICONDUCTING MATERIALS, 2010, 209
  • [26] Study of Circuits Based on SOI-vertical Gate-All-Around FET
    Jayachandran, Remya
    Komaragiri, Rama S.
    Subramaniam, P. C.
    IEEE INDICON: 15TH IEEE INDIA COUNCIL INTERNATIONAL CONFERENCE, 2018,
  • [27] Study on Random Telegraph Noise of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
    Yang, Chen-Chen
    Peng, Kang-Ping
    Chen, Yung-Chen
    Lin, Horng-Chih
    Li, Pei-Wen
    2017 SILICON NANOELECTRONICS WORKSHOP (SNW), 2017, : 45 - 46
  • [28] High frequency and noise model of gate-all-around metal-oxide-semiconductor field-effect transistors
    Nae, B.
    Lazaro, A.
    Iniguez, B.
    JOURNAL OF APPLIED PHYSICS, 2009, 105 (07)
  • [29] Study of Low-Frequency Noise in SOI Tri-gate Silicon Nanowire MOSFETs
    Koyama, M.
    Casse, M.
    Coquand, R.
    Barraud, S.
    Ghibaudo, G.
    Iwai, H.
    Reimbold, G.
    2013 22ND INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2013,
  • [30] Study on random telegraph noise of high-idmetal-gate gate-all-around poly-Si nanowire transistors
    Chang, You-Tai
    Tsai, Yueh-Lin
    Peng, Kang-Ping
    Su, Chun-Jung
    Li, Pei-Wen
    Lin, Horng-Chih
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (59)