A PNPN tunnel field-effect transistor with high-k gate and low-k fringe dielectrics

被引:12
作者
Ning, Cui [1 ]
Liang Renrong [1 ]
Jing, Wang [1 ]
Wei, Zhou [1 ]
Jun, Xu [1 ]
机构
[1] Tsinghua Univ, Tsinghua Natl Lab Informat Sci & Technol, Inst Microelect, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
TFET; subthreshold swing; high-k dielectric; low-k dielectric; fringe electric field;
D O I
10.1088/1674-4926/33/8/084004
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
A PNPN tunnel field effect transistor (TFET) with a high-k gate dielectric and a low-k fringe dielectric is introduced. The effects of the gate and fringe electric fields on the TFET's performance were investigated through two-dimensional simulations. The results showed that a high gate dielectric constant is preferable for enhancing the gate control over the channel, while a low fringe dielectric constant is useful to increase the band-to-band tunneling probability. The TFET device with the proposed structure has good switching characteristics, enhanced on-state current, and high process tolerance. It is suitable for low-power applications and could become a potential substitute in next-generation complementary metal-oxide-semiconductor technology.
引用
收藏
页数:6
相关论文
共 19 条
[1]   Tunnel field effect transistor with increased ON current, low-k spacer and high-k dielectric [J].
Anghel, Costin ;
Chilagani, Prathyusha ;
Amara, Amara ;
Vladimirescu, Andrei .
APPLIED PHYSICS LETTERS, 2010, 96 (12)
[2]  
[Anonymous], 2010, SENT US MAN, V2010
[3]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[4]   Improvement in Reliability of Tunneling Field-Effect Transistor With p-n-i-n Structure [J].
Cao, Wei ;
Yao, C. J. ;
Jiao, G. F. ;
Huang, Daming ;
Yu, H. Y. ;
Li, Ming-Fu .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (07) :2122-2126
[5]  
Chen Y, 2006, J SEMICONDUCTORS, V27, P852
[6]   ZENER AND AVALANCHE BREAKDOWN IN AS-IMPLANTED LOW-VOLTAGE SI N-P JUNCTIONS [J].
FAIR, RB ;
WIVELL, HW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (05) :512-518
[7]   Device scaling limits of Si MOSFETs and their application dependencies [J].
Frank, DJ ;
Dennard, RH ;
Nowak, E ;
Solomon, PM ;
Taur, Y ;
Wong, HSP .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :259-288
[8]   Effect of Pocket Doping and Annealing Schemes on the Source-Pocket Tunnel Field-Effect Transistor [J].
Jhaveri, Ritesh ;
Nagavarapu, Venkatagirish ;
Woo, Jason C. S. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (01) :80-86
[9]   THEORY OF TUNNELING [J].
KANE, EO .
JOURNAL OF APPLIED PHYSICS, 1961, 32 (01) :83-+
[10]   On Enhanced Miller Capacitance Effect in Interband Tunnel Transistors [J].
Mookerjea, Saurabh ;
Krishnan, Ramakrishnan ;
Datta, Suman ;
Narayanan, Vijaykrishnan .
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (10) :1102-1104