THIN POLYOXIDE ON THE TOP OF POLY-SI GATE TO SUPPRESS BORON PENETRATION FOR PMOS

被引：0
作者：
LIN, YH
LEE, CL
LEI, TF
CHAO, TS
机构：
[1] NATL CHIAO TUNG UNIV,INST ELECTR,HSINCHU 30050,TAIWAN
[2] NATL NANO DEVICE LAB,HSINCHU,TAIWAN
来源：
IEEE ELECTRON DEVICE LETTERS | 1995年 / 16卷 / 05期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A method of using a thin oxide on the top of the poly-Si gate to getter fluorine for BF2+ in pMOS is proposed and demonstrated. Due to less amount of fluorine in the poly-Si as well as in the gate oxide, the boron penetration through the gate oxide is suppressed. The MOS capacitors fabricated by using this method show less shifts and distortion on C-V curves and better electrical characteristics.
引用
收藏
页码：164 / 165
页数：2
相关论文
共 50 条
  • [31] Investigation of Channel Doping Concentration and Reverse Boron Penetration on P-Type Pi-Gate Poly-Si Junctionless Accumulation Mode FETs
    Hsieh, Dong-Ru
    Chan, Yi-De
    Kuo, Po-Yi
    Chao, Tien-Sheng
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 314 - 319
  • [32] High quality ultra thin CVD HfO2 gate stack with poly-Si gate electrode
    Lee, SJ
    Luan, HF
    Bai, WP
    Lee, CH
    Jeon, TS
    Senzaki, Y
    Roberts, D
    Kwong, DL
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 31 - 34
  • [33] A new poly-Si thin-film transistor with poly-Si/a-Si double active layer
    Park, KC
    Choi, KY
    Yoo, JS
    Han, MK
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (10) : 488 - 490
  • [34] Gate array using low-temperature poly-Si thin-film transistors
    Kimura M.
    Inoue M.
    Matsuda T.
    IEICE Trans Electron, 2020, 7 (341-344): : 341 - 344
  • [35] Gate Array Using Low-Temperature Poly-Si Thin-Film Transistors
    Kimura, Mutsumi
    Inoue, Masashi
    Matsuda, Tokiyoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (07): : 341 - 344
  • [36] EFFECTS OF P+-IMPLANTED POLY-SI ELECTRODES ON THE GATE DIELECTRIC CHARACTERISTICS OF THIN OXIDES
    CHENG, HC
    CHEN, WS
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 1991, 55 (1-4) : 216 - 219
  • [37] Inverted staggered poly-Si thin-film transistor with planarized SOG gate insulator
    Cheon, Jun Hyuk
    Bae, Jung Ho
    Jang, Jin
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (03) : 235 - 237
  • [38] A Study of Vertical Thin Poly-Si Channel Transfer Gate Structured CMOS Image Sensors
    Park, Sung-Kun
    Yang, Yun-Hui
    Lee, Cha-Young
    Kwon, Young-Jun
    Shin, Tae-Sun
    Park, Jae-Hyeon
    Hong, Chris
    Cho, In-Wook
    Yoo, Kyung-Dong
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (02) : 232 - 235
  • [39] The fabrication and dry etching of poly-Si/TaN/Mo gate stack in the metal inserted poly-Si stack structure
    Li, Yongliang
    Xu, Qiuxia
    MICROELECTRONIC ENGINEERING, 2011, 88 (06) : 976 - 980
  • [40] A NEW MOSI2/THIN POLY-SI GATE PROCESS TECHNOLOGY WITHOUT DIELECTRIC DEGRADATION OF A GATE OXIDE
    FUKUMOTO, M
    SHINOHARA, A
    OKADA, S
    KUGIMIYA, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (10) : 1432 - 1439
12345