共 50 条
- [31] A multiple faults test generation algorithm based on neural networks for digital circuits ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 115 - 118
- [32] Quest for a Quantum Search Algorithm for Testing Stuck-at Faults in Digital Circuits PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2015, : 127 - 132
- [33] How faults can be simulated in self-testable VLSI digital circuits? 24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 180 - 183
- [34] Exploiting symbolic model checking for sensing stuck-at faults in digital circuits INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2002, 32 (03): : 171 - 180
- [36] Built-In-Current-Sensor for Testing Short and Open Faults in CMOS Digital Circuits 2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 276 - 279
- [37] Bridging faults in pipelined circuits JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (06): : 617 - 629
- [39] TESTING CIRCUITS WITH COMBINED FAULTS AUTOMATION AND REMOTE CONTROL, 1972, 33 (09) : 1559 - 1560
- [40] DETECTive: Machine Learning-driven Automatic Test Pattern Prediction for Faults in Digital Circuits PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 32 - 37