LOCALIZATION OF FAULTS IN DIGITAL CIRCUITS

被引:0
|
作者
GROBMAN, DM
机构
来源
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA | 1983年 / 02期
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
引用
收藏
页码:79 / 84
页数:6
相关论文
共 50 条
  • [1] TESTING FOR INTERMITTENT FAULTS IN DIGITAL CIRCUITS
    BREUER, MA
    IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (03) : 241 - 246
  • [2] Detection and Localization of Appearance Faults in Reversible Circuits
    Mondal, Bappaditya
    Bandyopadhyay, Chandan
    Rahaman, Hafizur
    2017 7TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED), 2017,
  • [3] NEW REPRESENTATION FOR FAULTS IN COMBINATIONAL DIGITAL CIRCUITS
    SCHERTZ, DR
    METZE, G
    IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (08) : 858 - +
  • [4] BEHAVIORAL VERSUS STRUCTURAL FAULTS IN DIGITAL CIRCUITS
    HUEY, BM
    VLSI SYSTEMS DESIGN, 1986, 7 (06): : 12 - 12
  • [5] Intermittent Resistive Faults in Digital CMOS Circuits
    Kerkhoff, Hans G.
    Ebrahimi, H.
    2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 211 - 216
  • [6] SIMULATION AND ANALYSIS OF TRANSIENT FAULTS IN DIGITAL CIRCUITS
    YANG, FL
    SALEH, RA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) : 258 - 264
  • [7] Investigation of Intermittent Resistive Faults in Digital CMOS Circuits
    Kerkhoff, Hans G.
    Ebrahimi, Hassan
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (03)
  • [8] LOGIC SCOPES SPEED DIAGNOSIS OF FAULTS IN DIGITAL CIRCUITS
    MARSHALL, M
    ELECTRONICS, 1974, 47 (20): : 119 - 123
  • [9] An approach to evaluating the effects of realistic faults in digital circuits
    Kalbarczyk, Z
    Patel, J
    Lee, MS
    Iyer, RK
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 260 - 265
  • [10] Detecting Intermittent Resistive Faults in Digital CMOS Circuits
    Ebrahimi, Hassan
    Rohani, Alireza
    Kerkhoff, Hans G.
    2016 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2016, : 87 - 90