SUB-MICRON VLSI

被引：0
|
作者：
BUSS, D [1 ]
机构：
[1] TEXAS INSTRUMENTS INC,VLSI LAB,DALLAS,TX 75265
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1982年 / 29卷 / 10期
关键词：
D O I：
10.1109/T-ED.1982.20938
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1660 / 1660
页数：1
相关论文
共 50 条
  • [1] INTERCONNECTIONS - THE KEY TO SUB-MICRON VLSI
    CHATTERJEE, P
    ELECTRONIC ENGINEERING, 1988, 60 (734): : 53 - 55
  • [2] MICRON AND SUB-MICRON LITHOGRAPHY FOR VLSI DEVICE FABRICATION
    VARNELL, GL
    SCANNING ELECTRON MICROSCOPY, 1981, : 343 - 350
  • [3] EQUIPMENT REQUIREMENTS FOR SUB-MICRON VLSI PRODUCTION
    BOTTOMS, WR
    SOLID STATE TECHNOLOGY, 1984, 27 (08) : 155 - 159
  • [4] SUB-MICRON VLSI MEMORY-CIRCUITS
    MANO, T
    YAMADA, J
    INOUE, J
    NAKAJIMA, S
    ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 234 - &
  • [5] A SUB-MICRON CMOS SOS PROCESS FOR VLSI
    MADDOX, R
    CASEY, N
    SALLEE, C
    KINOSHITA, F
    IMERSON, R
    WHITCOMB, G
    SOLID STATE TECHNOLOGY, 1982, 25 (04) : 240 - 246
  • [6] Crosstalk estimation in deep sub-micron VLSI
    Sun, LL
    Peng, R
    2004 4th INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2004, : 891 - 894
  • [7] Area optimization in deep sub-micron VLSI design
    Wang, DH
    Yu, Q
    Liu, Y
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 800 - 803
  • [8] Trends of on-chip interconnects in deep sub-micron VLSI
    Antono, DD
    Inagaki, K
    Kawaguchi, H
    Sakurai, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (03): : 392 - 394
  • [9] HOT-CARRIER SUPPRESSED VLSI WITH SUB-MICRON GEOMETRY
    SAKURAI, T
    KAKUMU, M
    IIZUKA, T
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 272 - 273
  • [10] Parametric yield estimation for deep sub-micron VLSI circuits
    Jess, J
    15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 387 - 388
12345