A METAL-GATE SELF-ALIGNED MOSFET USING NITRIDE OXIDE

被引：7

作者：

SCHMIDT, MA ^{[1
]}

RAFFEL, JI ^{[1
]}

TERRY, FL ^{[1
]}

SENTURIA, SD ^{[1
]}

机构：

[1] MIT,CAMBRIDGE,MA 02139

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1985年 / 32卷 / 03期

关键词：

D O I：

10.1109/T-ED.1985.21991

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：643 / 648

页数：6

共 50 条

[21] High-κ/metal-gate stack and its MOSFET characteristics [J].

Chau, R ;

Datta, S ;

Doczy, M ;

Doyle, B ;

Kavalieros, J ;

Metz, M .

IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) :408-410

[22] SELF-ALIGNED GAAS GATE HETEROJUNCTION SISFET [J].

CHEN, M ;

SCHAFF, WJ ;

TASKER, PJ ;

EASTMAN, LF .

ELECTRONICS LETTERS, 1987, 23 (03) :105-106

[23] Novel self-aligned top-gate oxide TFT for AMOLED displays [J].

Morosawa, Narihiro ;

Ohshima, Yoshihiro ;

Morooka, Mitsuo ;

Arai, Toshiaki ;

Sasaoka, Tatsuya .

JOURNAL OF THE SOCIETY FOR INFORMATION DISPLAY, 2012, 20 (01) :47-52

[24] Gate Length Variation Effect on Performance of Gate-First Self-Aligned In0.53Ga0.47As MOSFET [J].

Wee, Mohd F. Mohd Razip ;

Dehzangi, Arash ;

Bollaert, Sylvain ;

Wichmann, Nicolas ;

Majlis, Burhanuddin Y. .

PLOS ONE, 2013, 8 (12)

[25] Novel Fabrication Method for Self-Aligned Bottom-Gate Oxide TFTs [J].

Nakata, Mitsuru ;

Tsuji, Hiroshi ;

Fujisaki, Yoshihide ;

Sato, Hiroto ;

Nakajima, Yoshiki ;

Takei, Tatsuya ;

Yamamoto, Toshihiro .

IDW/AD '12: PROCEEDINGS OF THE INTERNATIONAL DISPLAY WORKSHOPS, PT 1, 2012, 19 :431-432

[26] Self-aligned ground-plane FDSOI MOSFET [J].

Xiong, W ;

Ramkumar, K ;

Jang, SJ ;

Park, JT ;

Colinge, JP .

2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, :23-24

[27] Fabrication of 1 μm gate diamond FET using self-aligned gate process [J].

Umezawa, H ;

Kitatani, K ;

Kinumura, K ;

Seto, N ;

Tsugawa, K ;

Kawarada, H .

NEW DIAMOND AND FRONTIER CARBON TECHNOLOGY, 1999, 9 (02) :151-153

[28] Characteristics of aluminum substitution technology for self-aligned full metal gate nMOSFETs [J].

Mishima, Y ;

Shido, H ;

Kurahashi, T ;

Nagata, T ;

Naganuma, J ;

Kudo, H ;

Nakamura, S .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) :962-966

[29] Fabrication of 1 μm Gate Diamond FET Using Self-Aligned Gate Process [J].

Umezawa, Hitoshi ;

Kitatani, Kenich ;

Kinumura, Kengo ;

Seto, Nobuyuki ;

Tsugawa, Kazuo ;

Kawarada, Hiroshi .

New Diamond and Frontier Carbon Technology, 9 (02) :151-153

[30] Self-aligned Si gate FEAs using transfer mold technique [J].

Sakai, T ;

Ono, T ;

Nakamoto, M ;

Sakuma, N .

IVMC'97 - 1997 10TH INTERNATIONAL VACUUM MICROELECTRONICS CONFERENCE, TECHNICAL DIGEST, 1997, :48-52

← 1 2 3 4 5 →