CMOS TERNARY DYNAMIC DIFFERENTIAL LOGIC

被引：12
作者：
HERRFELD, A
HENTSCHKE, S
机构：
[1] IPM-Institut für Perphere Mikroelektronik, University of Kassel
来源：
ELECTRONICS LETTERS | 1994年 / 30卷 / 10期
关键词：
CMOS INTEGRATED CIRCUITS; MANY-VALUED LOGICS; TERNARY LOGIC;
D O I：
10.1049/el:19940542
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new ternary dynamic differential logic (TDDL) has been developed with some favourable properties: high noise margin, standard CMOS Process technology restricted to enhancement p- and n-MOSFETs, and no static power consumption. The complete TDDL circuit for a radix 3 full adder is presented.
引用
收藏
页码：762 / 763
页数：2
相关论文
共 8 条
[1]   A COMPARISON OF CMOS CIRCUIT TECHNIQUES - DIFFERENTIAL CASCODE VOLTAGE SWITCH LOGIC VERSUS CONVENTIONAL LOGIC [J].
CHU, KM ;
PULFREY, DL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (04) :528-532
[2]   DESIGN PROCEDURES FOR DIFFERENTIAL CASCODE VOLTAGE SWITCH CIRCUITS [J].
CHU, KM ;
PULFREY, DI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) :1082-1087
[3]  
Heller L.G., 1984, ISSCC, P16
[4]   DEPLETION ENHANCEMENT CMOS FOR A LOW-POWER FAMILY OF 3-VALUED LOGIC-CIRCUITS [J].
HEUNG, A ;
MOUFTAH, HT .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) :609-616
[5]   MULTIVALUED DYNAMIC CIRCUITS [J].
HUERTAS, JL ;
BARRIGA, A ;
SANCHEZGOMEZ, G .
ELECTRONICS LETTERS, 1987, 23 (10) :502-504
[6]  
KOANANTAKOOL HT, 1978, ELECTRON LETT, V14, P463
[7]   LOW-POWER DYNAMIC TERNARY LOGIC [J].
WANG, JS ;
WU, CY ;
TSAI, MK .
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1988, 135 (06) :221-230
[8]   DESIGN AND APPLICATION OF PIPELINED DYNAMIC CMOS TERNARY LOGIC AND SIMPLE TERNARY DIFFERENTIAL LOGIC [J].
WU, CY ;
HUANG, HY .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (08) :895-906
1