INFLUENCE OF TESTER, TEST METHOD, AND DEVICE TYPE ON CDM ESD TESTING

被引：6

作者：

VERHAEGE, K ^{[1
]}

GROESENEKEN, GV ^{[1
]}

MAES, HE ^{[1
]}

EGGER, P ^{[1
]}

GIESER, H ^{[1
]}

机构：

[1] IFT,MUNICH,GERMANY

来源：

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A | 1995年 / 18卷 / 02期

关键词：

D O I：

10.1109/95.390307

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

In this paper, the charged device model (CDM) electrostatic discharge (ESD) events emulated by different commercial are studied, First, the characteristic waveforms, defined by the EOS/ESD CDM ESD draft standard (DS5.3-1993) [1], are compared and some major problems related to the specification of socketed CDM testers are discussed, Second, the results of an extensive CDM ESD test program are reported. The influences of various test parameters, such as the charging method (direct or field), the discharge mode (contact or noncontact), the charge pin (substrate pin or pin to be discharged) and the device package are studied, Finally, correlations of CDM ESD test results (the voltage thresholds and electrical failure signatures) are investigated.

引用

页码：284 / 294

页数：11

共 50 条

[41] An ESD test reduction method for complex devices [J].

Maksimovic, Dejan ;

Blanc, Fabrice ;

Notermans, Guido ;

Smedes, Theo ;

Keller, Thomas .

MICROELECTRONICS RELIABILITY, 2009, 49 (12) :1465-1469

[42] Field Collapse Event ESD Test Method [J].

Tamminen, Pasi ;

Viheriakoski, Toni ;

Reinvuo, Tuomas ;

Sydanheimo, Lauri ;

Ukkonen, Leena .

2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,

[43] DEVICE FOR TENSILE TESTING OF GALVANIC COATINGS ON A PMT-3 TESTER [J].

NALIVAIKO, VN ;

TERKHUNOV, AG ;

CHERNOVOL, MI .

INDUSTRIAL LABORATORY, 1979, 45 (07) :841-842

[44] Influence of the Socket on Chip-level ESD Testing [J].

Xiao, Yu ;

Li, Jiancheng ;

Wu, Jianfei ;

Kang, Yunzhi ;

Su, Jianwei .

PIERS 2014 GUANGZHOU: PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM, 2014, :266-270

[45] New ESD standard and influence on test equipment requirements [J].

Wright, Nicholas .

TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2009, 17 (03) :337-344

[46] THOROUGH ESD TESTING PREVENTS DIGITAL-DEVICE FIELD FAILURES [J].

DASH, G .

EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1984, 29 (16) :213-&

[47] Automatic Verification Device and Method for Transformer Turns Ratio Tester [J].

Xu, Guangke ;

Zhu, Zhenhua ;

Wang, Andong ;

Zhang, Weiwei ;

Sun, Fuchun ;

Zhao, Fuqiang .

2017 CHINESE AUTOMATION CONGRESS (CAC), 2017, :2930-2933

[48] Tester and testing procedure influence clinically determined gait speed [J].

Warden, Stuart J. ;

Kemp, Allie C. ;

Liu, Ziyue ;

Moe, Sharon M. .

GAIT & POSTURE, 2019, 74 :83-86

[49] Investigation of the frequency response compensation method for ESD current reconstruction for different test levels and ESD test generators [J].

Papastamatis, Panagiotis K. ;

Paliatsos, Evangelos A. ;

Gonos, Ioannis F. ;

Stathopulos, Ioannis A. .

PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2020,

[50] ESD Protection Device HMM and TLP Test Methods and Performance Evaluation [J].

Xu, Xiaoying ;

Gan, Yingjie ;

Pu, Shi ;

Xu, Zhen ;

Feng, Wanlin ;

Huang, Wei .

Gaodianya Jishu/High Voltage Engineering, 2017, 43 (04) :1348-1353

← 1 2 3 4 5 →