HIGH-LEVEL SYNTHESIS OF DIGITAL CIRCUITS

被引：0
|
作者：
DEMICHELI, G
机构：
来源：
ADVANCES IN COMPUTERS, VOL 37 | 1993年 / 37卷
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：207 / 283
页数：77
相关论文
共 50 条
  • [1] HIGH-LEVEL SYNTHESIS OF DIGITAL CIRCUITS
    DEMICHELI, G
    IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (05): : 6 - 7
  • [2] A genetic algorithm approach to high-level synthesis of digital circuits
    Sengupta, I
    Bhatia, N
    INTERNATIONAL JOURNAL OF SYSTEMS SCIENCE, 1997, 28 (05) : 517 - 522
  • [3] High-level synthesis of digital circuits using genetic algorithms
    Torbey, E
    Knight, J
    1998 IEEE INTERNATIONAL CONFERENCE ON EVOLUTIONARY COMPUTATION - PROCEEDINGS, 1998, : 224 - 229
  • [4] Genetic algorithm approach to high-level synthesis of digital circuits
    Indian Inst of Technology, Kharagpur, India
    Int J Syst Sci, 5 (517-522):
  • [5] Verification of Datapath and Controller Generation Phase in High-Level Synthesis of Digital Circuits
    Karfa, Chandan
    Sarkar, Dipankar
    Mandal, Chittaranjan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (03) : 479 - 492
  • [6] Towards High-Level Synthesis of Quantum Circuits
    Lu, Chao
    Pilato, Christian
    Basu, Kanad
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [7] Dynamically increasing the scope of code motions during the high-level synthesis of digital circuits
    Gupta, S
    Dutt, N
    Gupta, R
    Nicolau, A
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (05): : 330 - 337
  • [8] RELATIVE SCHEDULING UNDER TIMING CONSTRAINTS - ALGORITHMS FOR HIGH-LEVEL SYNTHESIS OF DIGITAL CIRCUITS
    KU, DC
    DEMICHELI, G
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (06) : 696 - 718
  • [9] High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP
    Folmer, H. H.
    de Groote, R.
    Bekooij, M. J. G.
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2022, 2022, 13511 : 3 - 27
  • [10] Modernizing Hardware Circuits through High-Level Synthesis
    Rashid, Md Imtiaz
    Si, Qilin
    Schaefer, Benjamin Carrion
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1739 - 1743
12345