A 32-BIT MICROPROCESSOR WITH VIRTUAL MEMORY SUPPORT

被引:3
作者
KAMINKER, A
KOHN, L
LAVI, Y
MENACHEM, A
SOHA, Z
机构
关键词
D O I
10.1109/JSSC.1981.1051636
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:548 / 557
页数:10
相关论文
共 50 条
[31]   MULTIPLIER SHIFTER DESIGN TRADEOFFS IN A 32-BIT MICROPROCESSOR [J].
MILUTINOVIC, V ;
BETTINGER, M ;
HELBIG, W .
IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (06) :874-880
[32]   32-BIT MICROPROCESSOR OPENS SYSTEM BOTTLENECKS. [J].
Case, Brian .
Electronic Systems Technology and Design/Computer Design's, 1987, 26 (08) :79-82
[33]   A 32-bit hybrid microprocessor design for multimedia applications [J].
Shan, R ;
Hong, Y ;
Wang, DH ;
Zhang, TJ ;
Yu, Q ;
Hou, CH .
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, :385-388
[34]   DEVELOPMENT OF 32-BIT MICROPROCESSOR V60. [J].
Sato, Yoshikuni .
JEE. Journal of electronic engineering, 1986, 23 (235) :76-79
[36]   A 2ND GENERATION 32-BIT MICROPROCESSOR [J].
MATHON, JC .
ELECTRONIC ENGINEERING, 1985, 57 (708) :61-&
[37]   Z80,000 32-BIT MICROPROCESSOR [J].
PATEL, A .
AFIPS CONFERENCE PROCEEDINGS, 1985, 54 :225-&
[38]   AN 18-MHZ, 32-BIT VLSI MICROPROCESSOR [J].
BURKHART, KP ;
FORSYTH, MA ;
HAMMER, ME ;
TANKSALVALA, DF .
HEWLETT-PACKARD JOURNAL, 1983, 34 (08) :7-&
[39]   TITAC-2: An asynchronous 32-bit microprocessor [J].
Takamura, A ;
Imai, M ;
Ozawa, M ;
Fukasaku, I ;
Fujii, T ;
Kuwako, M ;
Ueno, Y ;
Nanya, T .
PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, :319-320
[40]   A 0.9-V CMOS 32-BIT MICROPROCESSOR [J].
HARIGAI, H ;
SUZUKI, H ;
SAKAI, T ;
YANO, Y .
NEC RESEARCH & DEVELOPMENT, 1995, 36 (01) :42-51