PHYSICS FOR NUMERICAL-SIMULATION OF SILICON AND GALLIUM-ARSENIDE TRANSISTORS

被引:12
作者
BENNETT, HS
LOWNEY, JR
机构
[1] Semiconductor Electronics Division, National Institute of Standards and Technology, Gaithersburg
关键词
D O I
10.1016/0038-1101(90)90181-D
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The motivation for using computers to simulate the electrical characteristics of transistors is discussed. Our work and that of others in the area of device physics and modeling is described. We compare conventional device physics with an alternative approach to device physics that is more directly traceable to quantum-mechanical concepts. We then apply this new approach to quasi-neutral regions, space-charge regions, and regions with high levels of carrier injection. The limits for using theoretical results from uniform media in numerical simulations of devices with large concentration gradients are discussed. New calculations of the effective intrinsic carrier concentrations for gallium arsenide and silicon are also given. We conclude with examples of applying quantum-mechanically-based device physics to energy band diagrams for heterojunction bipolar transistors, MOS capacitors, and homojunction bipolar transistors. © 1990.
引用
收藏
页码:675 / 691
页数:17
相关论文
共 67 条
[1]   BAND-GAP NARROWING DUE TO MANY-BODY EFFECTS IN SILICON AND GALLIUM-ARSENIDE [J].
ABRAM, RA ;
CHILDS, GN ;
SAUNDERSON, PA .
JOURNAL OF PHYSICS C-SOLID STATE PHYSICS, 1984, 17 (34) :6105-6125
[2]   AN OPERATIONAL METHOD TO MODEL CARRIER DEGENERACY AND BAND-GAP NARROWING [J].
ADLER, MS .
SOLID-STATE ELECTRONICS, 1983, 26 (05) :387-396
[3]   ACHIEVING ACCURACY IN TRANSISTOR AND THYRISTOR MODELING [J].
ADLER, MS ;
POSSIN, GE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (09) :1053-1059
[4]   VERIFICATION OF MODELS FOR FABRICATION OF ARSENIC SOURCE-DRAINS IN VLSI MOSFETS [J].
ALBERS, J ;
ROITMAN, P ;
WILSON, CL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) :1453-1462
[5]   NUMERICAL-SIMULATION OF GAAS GAALAS HETEROJUNCTION BIPOLAR-TRANSISTORS [J].
ASBECK, PM ;
MILLER, DL ;
ASATOURIAN, R ;
KIRKPATRICK, CG .
ELECTRON DEVICE LETTERS, 1982, 3 (12) :403-406
[6]  
Baccarani G., 1971, Alta Frequenza, V40, P674
[8]   MODELING MOS CAPACITORS TO EXTRACT SI-SIO2 INTERFACE TRAP DENSITIES IN THE PRESENCE OF ARBITRARY DOPING PROFILES [J].
BENNETT, HS ;
GAITAN, M ;
ROITMAN, P ;
RUSSELL, TJ ;
SUEHLE, JS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (06) :759-765
[9]   IMPROVED PHYSICS FOR SIMULATING SUB-MICRON BIPOLAR-DEVICES [J].
BENNETT, HS ;
FUOSS, DE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (10) :2069-2075