EMULATION OF PROCESSOR FOR DISTRIBUTED PROCESSOR-MEMORY SYSTEM

被引：0
作者：
MAUD, A [1 ]
PETERSON, JB [1 ]
机构：
[1] USAF,INST TECHNOL,WRIGHT PATTERSON AFB,OH 45433
来源：
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS | 1977年 / 13卷 / 04期
关键词：
D O I：
暂无
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
引用
收藏
页码：462 / 462
页数：1
相关论文
共 50 条
[41]   PACE: Processor architectures for circuit emulation [J].
Kolla, R ;
Springauf, O .
PARALLEL AND DISTRIBUTED PROCESSING, 1998, 1388 :105-110
[42]   A multithreaded processor designed for distributed shared memory systems [J].
Grunewald, W ;
Ungerer, T .
ADVANCES IN PARALLEL AND DISTRIBUTED COMPUTING - PROCEEDINGS, 1997, :206-213
[43]   Design of Distributed Shared Memory Structure for Array Processor [J].
Shan, Rui ;
Shen, Xu-Bang ;
Jiang, Lin ;
Zhu, Yun ;
Song, Hui .
Beijing Youdian Daxue Xuebao/Journal of Beijing University of Posts and Telecommunications, 2017, 40 (04) :9-15
[44]   PERIODIC JOB SCHEDULING IN A DISTRIBUTED PROCESSOR SYSTEM [J].
GONZALEZ, MJ ;
SOH, JW .
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1976, 12 (05) :530-536
[45]   Virtualization and Emulation of a CAN Device on a Multi-Processor System on Chip [J].
Breaban, Gabriela ;
Koedam, Martijn ;
Stuijk, Sander ;
Goossens, Kees .
2016 5TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2016, :41-46
[46]   Sphinx: A Hybrid Boolean Processor-FPGA Hardware Emulation System [J].
Pu, Ruiyao ;
Sun, Yiwei ;
Ho, Pei-Hsin ;
Yang, Fan ;
Shang, Li ;
Zeng, Xuan .
2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
[47]   A SWITCHED MEMORY DECODING SYSTEM FOR A MULTIPLE PROCESSOR SYSTEM [J].
ZHOU, S ;
SANDLER, MB ;
BERGMAN, GD .
MICROPROCESSORS AND MICROSYSTEMS, 1991, 15 (09) :481-487
[48]   A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy [J].
Loi, Gian Luca ;
Agrawal, Banit ;
Srivastava, Navin ;
Lin, Sheng-Chih ;
Sherwood, Timothy ;
Banerjee, Kaustav .
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, :991-+
[49]   Resource estimation for parallel architectures with distributed processor/memory nodes [J].
Thornton, M. ;
Andrews, D.L. .
Journal of Computing and Information Technology, 1998, 6 (04) :359-371
[50]   SOLVING THE EMULATION PROBLEMS OF PROCESSOR CORES IN ASICS [J].
ALMOND, RP .
ELECTRONIC ENGINEERING, 1993, 65 (795) :55-&
12345