EMULATION OF PROCESSOR FOR DISTRIBUTED PROCESSOR-MEMORY SYSTEM

被引：0
|
作者：
MAUD, A [1 ]
PETERSON, JB [1 ]
机构：
[1] USAF,INST TECHNOL,WRIGHT PATTERSON AFB,OH 45433
来源：
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS | 1977年 / 13卷 / 04期
关键词：
D O I：
暂无
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
引用
收藏
页码：462 / 462
页数：1
相关论文
共 50 条
  • [1] PERFORMANCE OF PROCESSOR-MEMORY INTERCONNECTIONS FOR MULTIPROCESSORS
    PATEL, JH
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (10) : 771 - 780
  • [2] ON LIMITATION OF PROCESSOR-MEMORY RECYCLE RATE IN A MULTIPROCESSING SYSTEM
    NELSON, JC
    IEEE SPECTRUM, 1965, 2 (03) : 98 - &
  • [3] Operating system controlled processor-memory bus encryption
    Chen, Xi
    Dick, Robert P.
    Choudhary, Alok
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 996 - 1001
  • [4] CMOS Photonic Processor-Memory Networks
    Stojanovic, Vladimir
    Joshi, Ajay
    Batten, Cristopher
    Kwon, Yong-Jin
    Beamer, Scott
    Chen, Sun
    Asanovic, Krste
    2010 IEEE PHOTONICS SOCIETY WINTER TOPICALS MEETING SERIES, 2010, : 118 - +
  • [5] A Holistic Energy-Efficient Approach for a Processor-Memory System
    Wu, Feihao
    Chen, Juan
    Dong, Yong
    Zheng, Wenxu
    Pan, Xiaodong
    Yuan, Yuan
    Ou, Zhixin
    Sun, Yuyang
    TSINGHUA SCIENCE AND TECHNOLOGY, 2019, 24 (04) : 468 - 483
  • [6] A Holistic Energy-Efficient Approach for a Processor-Memory System
    Feihao Wu
    Juan Chen
    Yong Dong
    Wenxu Zheng
    Xiaodong Pan
    Yuan Yuan
    Zhixin Ou
    Yuyang Sun
    Tsinghua Science and Technology, 2019, 24 (04) : 468 - 483
  • [7] A Holistic Energy-Efficient Approach for a Processor-Memory System
    Feihao Wu
    Juan Chen
    Yong Dong
    Wenxu Zheng
    Xiaodong Pan
    Yuan Yuan
    Zhixin Ou
    Yuyang Sun
    Tsinghua Science and Technology, 2019, (04) : 468 - 483
  • [8] Future Scaling of Processor-Memory Interfaces
    Ahn, Jung Ho
    Jouppi, Norman P.
    Kozyrakis, Christos
    Leverich, Jacob
    Schreiber, Robert S.
    PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS, 2009,
  • [9] A STUDY ON PROCESSOR-MEMORY INTERCONNECTION IN MULTIMICROPROCESSOR SYSTEMS
    MARSAN, MA
    CONTE, G
    DELCORSO, D
    GREGORETTI, F
    ALTA FREQUENZA, 1981, 50 (03): : 122 - 130
  • [10] Performance model of processor-memory interconnections for multiprocessors
    Wang, J.
    Chen, S.-S.
    Proceedings of the ISMM International Symposium Computer Applications in Design, Simulation and Analysis, 1991,
12345