NEURON MOS BINARY-LOGIC INTEGRATED-CIRCUITS .1. DESIGN FUNDAMENTALS AND SOFT-HARDWARE-LOGIC CIRCUIT IMPLEMENTATION

被引:87
作者
SHIBATA, T [1 ]
OHMI, T [1 ]
机构
[1] TOHOKU UNIV,FAC ENGN,DEPT ELECTR,SENDAI,MIYAGI 980,JAPAN
关键词
D O I
10.1109/16.199362
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this part of the paper, we describe the fundamental designing principles of binary-logic circuits using a newly developed highly functional device called Neuron MOS Transistor(nuMOS). NuMOS is a single MOS transistor simulating the function of biological neurons. In order to facilitate the logic design procedures employing this new-concept transistor, a graphical technique which we call Floating-Gate Potential Diagram has been developed. It is shown that any Boolean functions can be generated using a common circuit configuration of two-stage nuMOS inverters. One of the most striking features of nuMOS binary-logic application is the realization of a so-called Soft Hardware Logic Circuit. The circuit can represent any logic functions such as AND, OR, NAND, NOR, Exclusive-NOR, Exclusive-OR, etc., by adjusting external control signals without any modifications in its hardware configuration. The circuit allows us to build real-time reconfigurable systems. Test circuits were fabricated by a double-polysilicon CMOS process and their operations were experimentally verified.
引用
收藏
页码:570 / 576
页数:7
相关论文
共 8 条
[1]  
McCulloch Warren S., 1943, BULL MATH BIOPHYS, V5, P115, DOI 10.1007/BF02478259
[2]   1 MU-M MOSFET VLSI TECHNOLOGY .4. HOT-ELECTRON DESIGN CONSTRAINTS [J].
NING, TH ;
COOK, PW ;
DENNARD, RH ;
OSBURN, CM ;
SCHUSTER, SE ;
YU, HN .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) :346-353
[3]  
OHMI T, 1988, 5TH P INT IEEE VLSI, P261
[4]  
Shibata T., 1991, International Electron Devices Meeting 1991. Technical Digest (Cat. No.91CH3075-9), P919, DOI 10.1109/IEDM.1991.235276
[5]   A FUNCTIONAL MOS-TRANSISTOR FEATURING GATE-LEVEL WEIGHTED SUM AND THRESHOLD OPERATIONS [J].
SHIBATA, T ;
OHMI, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (06) :1444-1455
[6]  
Shibata T., 1992, 1992 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.92CH3172-4), P84, DOI 10.1109/VLSIT.1992.200660
[7]  
SMITH KC, 1988, COMPUTER APR, P17
[8]   TIME-DEPENDENT DIELECTRIC-BREAKDOWN OF THIN THERMALLY GROWN SIO2-FILMS [J].
YAMABE, K ;
TANIGUCHI, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) :423-428