TRANSITION DENSITY - A NEW MEASURE OF ACTIVITY IN DIGITAL CIRCUITS

被引:179
作者
NAJM, FN [1 ]
机构
[1] TEXAS INSTRUMENTS INC, CTR SEMICOND PROC & DESIGN, DALLAS, TX 75265 USA
关键词
D O I
10.1109/43.205010
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reliability assessment is an important part of the design process of digital integrated circuits. We observe that a common thread that runs through most causes of runtime failure is the extent of circuit activity, i.e., the rate at which its nodes are switching. We propose a new measure of activity, called the transition density, which may be defined as the ''average switching rate'' at a circuit node. Based on a stochastic model of logic signals, we also present an algorithm to propagate density values from the primary inputs to internal and output nodes. To illustrate the practical significance of this work, we demonstrate how the density values at internal nodes can be used to study circuit reliability by estimating 1) the average power and ground currents; 2) the average power dissipation; 3) the susceptibility to electromigration failures; and 4) the extent of hot-electron degradation. The density propagation algorithm has been implemented in a prototype density simulator. Using this, we present experimental results to assess the validity and feasibility of the approach. In order to obtain the same circuit activity information by traditional means, the circuit would need to be simulated for thousands of input transitions. Thus this approach is very efficient, and makes possible the analysis of VLSI circuits, which are traditionally too big to simulate for long input sequences.
引用
收藏
页码:310 / 323
页数:14
相关论文
共 19 条
[1]   ELECTROMIGRATION FAILURE MODES IN ALUMINUM METALLIZATION FOR SEMICONDUCTOR DEVICES [J].
BLACK, JR .
PROCEEDINGS OF THE IEEE, 1969, 57 (09) :1587-&
[2]  
BRACE KS, 1990, P 27 ACM IEEE DES AU, P40
[3]  
BRGLEZ F, 1985, JUN P IEEE INT S CIR, P695
[4]  
BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
[5]  
COX DR, 1968, THEORY STOCHASTIC PR
[6]  
Ercolani S., 1989, Proceedings of the 1st European Test Conference (IEEE Cat. No.89CH2696-3), P132, DOI 10.1109/ETC.1989.36234
[7]   RELIABILITY ISSUES OF MOS AND BIPOLAR ICS [J].
HU, CM .
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, :438-442
[8]  
LIEW BK, 1989, APR P IEEE INT REL P, P215
[9]  
MARKOWSKY G, 1987, IEEE T COMPUT, V36, P1247, DOI 10.1109/TC.1987.1676866
[10]   PROBABILISTIC SIMULATION FOR RELIABILITY-ANALYSIS OF CMOS VLSI CIRCUITS [J].
NAJM, FN ;
BURCH, R ;
YANG, P ;
HAJJ, IN .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (04) :439-450