TOOL PLANNING IN MULTIPLE PRODUCT-MIX UNDER CYCLE TIME CONSTRAINTS FOR WAFER FOUNDRIES USING GENETIC ALGORITHM

被引:5
作者
Hsiung, Yai [1 ]
Wu, Muh-Cherng [2 ]
Hsu, Hsi-Mei [2 ]
机构
[1] Ta Hwa Inst Technol, Dept Informat Management, Hsinchu, Taiwan
[2] Natl Chiao Tung Univ, Dept Ind Engn & Management, Hsinchu, Taiwan
关键词
tool planning; cycle time; multiple product mix; GA (genetic algorithm); wafer foundry;
D O I
10.1080/10170660609509006
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Tool planning is to determine the number of tools in each workstation for achieving some objectives. This paper formulates and solves a tooling problem in the context of multi-product mix, where the mean cycle time must be under a predefined target. Due to demand variation, a wafer foundry frequently faces the need to manufacture in various product-mix. Previous literature has addressed the issue of multiple product-mix, yet the cycle time constraint has not been considered. Cycle time is a key performance index for wafer foundries and should not be ignored in their tool planning. We propose a genetic algorithm based solution methodology embedded with a queuing analysis to solve the problem. Test examples reveals that the proposed solution greatly outperforms that obtained by a single product mix planning.
引用
收藏
页码:174 / 183
页数:10
相关论文
共 23 条
[1]  
Anderson E. J., 1994, ORSA Journal on Computing, V6, P161, DOI 10.1287/ijoc.6.2.161
[2]  
BARAHONA F, 2001, RC22196 IBM
[3]   An optimization approach to capacity expansion in semiconductor manufacturing facilities [J].
Bard, JF ;
Srinivasan, K ;
Tirupati, D .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 1999, 37 (15) :3359-3382
[4]  
Bethke A. D., 1981, THESIS
[5]  
Bitran G. R., 1989, Annals of Operations Research, V17, P119, DOI 10.1007/BF02096601
[6]   Capacity planning in manufacturing and computer networks [J].
Bretthauer, KM .
EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 1996, 91 (02) :386-394
[7]   A design procedure for a robust job shop manufacturing system under a constraint using computer simulation experiments [J].
Chen, LH ;
Chen, YH .
COMPUTERS & INDUSTRIAL ENGINEERING, 1996, 30 (01) :1-12
[8]   Economic analysis and optimization of tool portfolio in semiconductor manufacturing [J].
Chou, YC ;
Wu, CS .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2002, 15 (04) :447-453
[9]   A resource portfolio planning methodology for semiconductor wafer manufacturing [J].
Chou, YC ;
You, RC .
INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2001, 18 (01) :12-19
[10]   Configuration design of complex integrated manufacturing systems [J].
Chou, YC .
INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 1999, 15 (12) :907-913