THE ARCHITECTURE OF RIG - A RISC FOR IMAGE GENERATION IN A MULTI-MICROPROCESSOR ENVIRONMENT

被引：0
|
作者：
ANIDO, ML [1 ]
ALLERTON, DJ [1 ]
ZALUSKA, EJ [1 ]
机构：
[1] UNIV SOUTHAMPTON,DEPT ELECTR & COMP SCI,SOUTHAMPTON SO9 5NH,HANTS,ENGLAND
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1988年 / 24卷 / 1-5期
关键词：
The support of the Brazilian organisation CNPQ for Mr. M.L. Anido is gratefully acknowledged. We would like to thank all the members of the TSG group for their help and especially Mr. D.A. Batt for his support with the system;
D O I：
10.1016/0165-6074(88)90114-7
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
16
引用
收藏
页码：581 / 588
页数：8
相关论文
共 50 条
  • [41] A MULTI-MICROPROCESSOR CONTROLLER FOR A VV-VF CYCLOCONVERTER-LINK BRUSHLESS DC MOTOR DRIVE
    GORMAN, SF
    CATHEY, JJ
    WEIMER, JA
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1988, 35 (02) : 278 - 283
  • [42] STRUCTURED MULTI-MICROPROCESSOR SYSTEM SMS-201 - REALIZATION OF HIGHER COMPUTING POWER BY PARALLEL PROCESSING
    LEHNER, M
    HORNEBER, EH
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1980, 9 (02): : 88 - 93
  • [43] Model based test generation for microprocessor architecture validation
    Kodakara, Sreekumar V.
    Mathaikutty, Deepak A.
    Dingankar, Ajit
    Shukla, Sandeep
    Lilja, David
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 465 - +
  • [44] The Pesona16™ RISC 16-bit microprocessor -: Architecture, functional configurations, and performances
    Rahman, AAA
    Rashid, ZAA
    Othman, M
    2000 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2000, : 139 - 146
  • [45] Graph modeling of parallelism in superscalar architecture - A case study of HP PA-RISC microprocessor
    Malek, M
    Chillakanti, P
    Shaikh, SA
    Sinha, A
    PROCEEDINGS OF THE IEEE SOUTHEASTCON '96: BRINGING TOGETHER EDUCATION, SCIENCE AND TECHNOLOGY, 1996, : 641 - 648
  • [46] AN IBM 2ND GENERATION RISC PROCESSOR ARCHITECTURE
    GROVES, RD
    OEHLER, R
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 134 - 137
  • [47] Fault resilience analysis of a RISC-V microprocessor design through a dedicated UVM environment
    Barbirotta, Marcello
    Mastrandrea, Antonio
    Menichelli, Francesco
    Vigli, Francesco
    Blasi, Luigi
    Cheikh, Abdallah
    Sordillo, Stefano
    Di Gennaro, Fabio
    Olivieri, Mauro
    2020 33RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2020,
  • [48] MULTI-MICROPROCESSOR CONTROLLED TIME-DIVISION MULTIPLEXER (TDM) FOR TELEX AND DATA-TRANSMISSION (SOFTPLEX 101)
    YAMAZAKI, K
    YOSHIMURA, K
    KAMEO, K
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1981, 17 (04): : 45 - 73
  • [49] A FAST WALSH TRANSFORM-BASED DATA-COMPRESSION MULTI-MICROPROCESSOR SYSTEM - APPLICATION TO ECG SIGNALS
    FRANGAKIS, GP
    PAPAKONSTANTINOU, G
    TZAFESTAS, SG
    MATHEMATICS AND COMPUTERS IN SIMULATION, 1985, 27 (5-6) : 491 - 502
  • [50] The Development of Speed-Tension Type Three-motor Coordinate Synchronous Control Platform Based on Multi-microprocessor
    Li, Hui
    Li, Jing
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON ELECTRONIC, MECHANICAL, INFORMATION AND MANAGEMENT SOCIETY (EMIM), 2016, 40 : 1001 - 1005
12345