SEMIEMPIRICAL MODEL FOR THE THRESHOLD VOLTAGE OF A DOUBLE IMPLANTED MOSFET AND ITS TEMPERATURE-DEPENDENCE

被引：30
作者：
ARORA, ND
机构：
[1] Digital Equipment Corp, Hudson, MA,, USA, Digital Equipment Corp, Hudson, MA, USA
来源：
SOLID-STATE ELECTRONICS | 1987年 / 30卷 / 05期
关键词：
D O I：
10.1016/0038-1101(87)90212-7
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
25
引用
收藏
页码：559 / 569
页数：11
相关论文
共 25 条
[21]   VLSI LIMITATIONS FROM DRAIN-INDUCED BARRIER LOWERING [J].
TROUTMAN, RR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :383-391
[22]   DOUBLE BORON IMPLANT SHORT-CHANNEL MOSFET [J].
WANG, PP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1977, 24 (03) :196-204
[23]   THRESHOLD VOLTAGE VARIATIONS WITH TEMPERATURE IN MOS TRANSISTORS [J].
WANG, R ;
DUNKLEY, J ;
DEMASSA, TA ;
JELSMA, LF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1971, ED18 (06) :386-&
[24]  
Ward D. E., 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-1, P163, DOI 10.1109/TCAD.1982.1270007
[25]  
YAU LD, 1974, SOLID STATE ELECTRON, V17, P1059, DOI 10.1016/0038-1101(74)90145-2
123