Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications

被引：17

作者：

Vaddi, Ramesh ^{[1
]}

Dasgupta, S. ^{[1
]}

Agarwal, R. P. ^{[1
]}

机构：

[1] Indian Inst Technol, SDVT Grp, Dept Elect & Comp Engn E&CE, Roorkee 247667, Uttarakhand, India

来源：

VLSI DESIGN | 2009年

关键词：

D O I：

10.1155/2009/283702

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In recent years, subthreshold operation has gained a lot of attention clue to ultra low-power consumption in applications requiring low to medium performance. It has also been shown that by optimizing the device structure, power consumption of digital-subthreshold logic can be further minimized while improving its performance. Therefore, subthreshold circuit design is very promising for future ultra low-energy sensor applications as well as high-performance parallel processing. This paper deals with various device and circuit design challenges associated with the state of the art in optimal digital subthreshold circuit design and reviews device design methodologies and circuit topologies for optimal digital-subthreshold operation. This paper identifies the suitable candidates for subthreshold operation at device and circuit levels for optimal subthreshold circuit design and provides an effective roadmap for digital designers interested to work with ultra low-power applications. Copyright (C) 2009 Ramesh Vaddi et al.

引用

页数：14

共 55 条

[21]

Jayakumar N, 2005, DES AUT CON, P716

[22] Subthreshold logical effort: A systematic framework for optimal subthreshold device sizing [J].

Keane, John ;

Eom, Hanyong ;

Kim, Tae-Hyoung ;

Sapatnekar, Sachin ;

Kim, Chris .

43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, :425-+

[23] Ultra-low-power DLMS adaptive filter for hearing aid applications [J].

Kim, CHI ;

Soeleman, H ;

Roy, K .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (06) :1058-1067

[24] Double gate-MOSFET subthreshold circuit for ultralow power applications [J].

Kim, JJ ;

Roy, K .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) :1468-1474

[25] Utilizing reverse short-channel effect for optimal subthreshold circuit design [J].

Kim, Tae-Hyoung ;

Keane, John ;

Eom, Hanyong ;

Kim, Chris H. .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (07) :821-829

[26] A 160 mV robust Schmitt trigger based subthreshold SRAM [J].

Kulkarni, Jaydeep P. ;

Kim, Keejong ;

Roy, Kaushik .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (10) :2303-2313

[27] Variation-driven device sizing for minimum energy sub-threshold circuits [J].

Kwong, Joyce ;

Chandrakasan, Anantha P. .

ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, :8-13

[28] Essential physics of carrier transport in nanoscale MOSFETs [J].

Lundstrom, M ;

Ren, ZB .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) :133-141

[29]

Martel R., 2001, P INT EL DEV M IEDM

[30] Body-bias compensation technique for sub threshold CMOS static logic gates [J].

Melek, LAP ;

Schneider, MC ;

Galup-Montoro, C .

SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, :267-272

← 1 2 3 4 5 6 →