SCALING THEORY FOR DOUBLE-GATE SOI MOSFETS

被引：429
作者：
SUZUKI, K
TANAKA, T
TOSAKA, Y
HORIE, H
ARIMOTO, Y
机构：
[1] Fujitsu Laboratories Ltd., Atsugi, 243-01
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1993年 / 40卷 / 12期
关键词：
D O I：
10.1109/16.249482
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We established a scaling theory for double-gate SOI MOSFET's, which gives a guidance for the device design (silicon thickness t(si); gate oxide thickness t(ox)) so that maintaining a subthreshold factor for a given gate length L(G). According to our theory, a device can be designed with a gate length of less than O.l mu m while maintaining the ideal subthreshold factor, which is verified numerically with a two-dimensional device simulator.
引用
收藏
页码：2326 / 2329
页数：4
相关论文
共 50 条
[31]   Monte Carlo simulations of double-gate MOSFETs [J].
Kathawala, GA ;
Winstead, B ;
Ravaioli, U .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) :2467-2473
[32]   Top contacts for vertical double-gate MOSFETs [J].
Moers, J ;
Trellenkamp, S ;
Goryll, M ;
Marso, A ;
van der Hart, A ;
Hogg, S ;
Mantl, S ;
Kordos, P ;
Lüth, H .
MICROELECTRONIC ENGINEERING, 2002, 64 (1-4) :465-471
[33]   Explicit model for the gate tunneling current in double-gate MOSFETs [J].
Chaves, Ferney ;
Jimenez, David ;
Sune, Jordi .
SOLID-STATE ELECTRONICS, 2012, 68 :93-97
[34]   Independent gate skewed logic in double-gate SOI technology [J].
Cakici, T ;
Mahmoodi, H ;
Mukhopadhyay, S ;
Roy, K .
2005 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2005, :83-84
[35]   PUNCHTHROUGH PATH IN DOUBLE GATE SOI MOSFETS [J].
NIU, GF ;
RUAN, G .
SOLID-STATE ELECTRONICS, 1995, 38 (10) :1848-1850
[36]   Mobility enhancement in (110)-oriented ultra-thin-body single-gate and double-gate SOI MOSFETs [J].
Hiramoto, Toshiro ;
Tsutsui, Gen ;
Saitoh, Masurni ;
Nagumo, Toshiharu ;
Saraya, Takuya .
2006 INTERNATIONAL WORKSHOP ON NANO CMOS, PROCEEDINGS, 2006, :44-55
[37]   Performance limitation of sub-100-nm intrinsic-channel double-gate SOI MOSFETs [J].
Omura, Y ;
Yanagi, SI .
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, :60-61
[38]   Experimental gate misalignment analysis on double gate SOI MOSFETs [J].
Widiez, J ;
Daugé, F ;
Vinet, M ;
Poiroux, T ;
Previtali, B ;
Mouis, M ;
Deleonibus, S .
2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, :185-186
[39]   Analytical modeling of drain current and RF performance for double-gate fully depleted nanoscale SOI MOSFETs [J].
Sharma, Rajiv ;
Pandey, Sujata ;
Jain, Shail Bala .
JOURNAL OF SEMICONDUCTORS, 2012, 33 (02)
[40]   Quantum Confinement Effects and Electrostatics of Planar Nano-scale Symmetric Double-Gate SOI MOSFETs [J].
Medury, Aditya Sankar ;
Kansal, Harshit .
2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
12345