SCALING THEORY FOR DOUBLE-GATE SOI MOSFETS

被引：429
作者：
SUZUKI, K
TANAKA, T
TOSAKA, Y
HORIE, H
ARIMOTO, Y
机构：
[1] Fujitsu Laboratories Ltd., Atsugi, 243-01
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1993年 / 40卷 / 12期
关键词：
D O I：
10.1109/16.249482
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We established a scaling theory for double-gate SOI MOSFET's, which gives a guidance for the device design (silicon thickness t(si); gate oxide thickness t(ox)) so that maintaining a subthreshold factor for a given gate length L(G). According to our theory, a device can be designed with a gate length of less than O.l mu m while maintaining the ideal subthreshold factor, which is verified numerically with a two-dimensional device simulator.
引用
收藏
页码：2326 / 2329
页数：4
相关论文
共 50 条
[21]   Modelling of transconductance-to-current ratio (gm/ID) analysis on double-gate SOI MOSFETs [J].
Rajendran, K ;
Samudra, GS .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2000, 15 (02) :139-144
[22]   Characteristics of double-gate, dual-strained-channel, fully-depleted SOI MOSFETs [J].
Department of Electronic Engineering, Xi'an University of Technology, Xi'an 710048, China .
Pan Tao Ti Hsueh Pao, 2008, 2 (338-343) :338-343
[23]   ULTRAFAST OPERATION OF 5TH-ADJUSTED P(+)-N(+) DOUBLE-GATE SOI MOSFETS [J].
TANAKA, T ;
SUZUKI, K ;
HORIE, H ;
SUGII, T .
IEEE ELECTRON DEVICE LETTERS, 1994, 15 (10) :386-388
[24]   Study of performance and leakage currents in nanometer-scale bulk, SOI and double-gate MOSFETs [J].
Sudarshan Narayanan ;
C. Sachs ;
M. V. Fischetti .
Journal of Computational Electronics, 2008, 7 :24-27
[25]   Prediction of I-V characteristics of double-gate SOI MOSFETs with ultrathin semiconductor layer [J].
Janik, T. ;
Majkusiak, B. ;
Jakubowski, A. .
2000, Inst Electron Technol, Warszawa, Poland (33)
[26]   On the electrostatics of double-gate and cylindrical nanowire MOSFETs [J].
Gnani E. ;
Reggiani S. ;
Rudan M. ;
Baccarani G. .
Journal of Computational Electronics, 2005, 4 (1-2) :71-74
[27]   Study of performance and leakage currents in nanometer-scale bulk, SOI and double-gate MOSFETs [J].
Narayanan, Sudarshan ;
Sachs, C. ;
Fischetti, M. V. .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2008, 7 (01) :24-27
[28]   ANALYTICAL SURFACE-POTENTIAL EXPRESSION FOR THIN-FILM DOUBLE-GATE SOI MOSFETS [J].
SUZUKI, K ;
TANAKA, T ;
TOSAKA, Y ;
HORIE, H ;
ARIMOTO, Y ;
ITOH, T .
SOLID-STATE ELECTRONICS, 1994, 37 (02) :327-332
[29]   Numerical Simulation of Nanoscale Double-Gate MOSFETs [J].
Stenzel, R. ;
Mueller, L. ;
Herrmann, T. ;
Klix, W. .
ACTA POLYTECHNICA, 2006, 46 (05) :35-39
[30]   Double-gate MOSFETs: Performance and technology options [J].
Cristoloveanu, S ;
Allibert, F ;
Zaslavsky, A .
2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, :459-460
12345