HIGH-DENSITY QUATERNARY LOGIC ARRAY CHIP FOR KNOWLEDGE INFORMATION-PROCESSING SYSTEMS

被引：5
作者：
HANYU, T
HIGUCHI, T
机构：
[1] Tohoku Univ, Dep of Electronics Eng,, Aramaki, Sendai, Jpn
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1989年 / 24卷 / 04期
关键词：
14;
D O I：
10.1109/4.34071
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：916 / 921
页数：6
相关论文
共 14 条
[1]  
Charniak E., 1985, INTRO ARTIFICIAL INT
[2]   RETE A FAST ALGORITHM FOR THE MANY PATTERN MANY OBJECT PATTERN MATCH PROBLEM [J].
FORGY, CL .
ARTIFICIAL INTELLIGENCE, 1982, 19 (01) :17-37
[3]  
HANYU T, 1987, 17TH P IEEE P INT S, P181
[4]  
Hayes-Roth F, 1983, BUILDING EXPERT SYST
[5]   DESIGN AND IMPLEMENTATION OF QUATERNARY NMOS INTEGRATED-CIRCUITS FOR PIPELINED IMAGE-PROCESSING [J].
KAMEYAMA, M ;
HANYU, T ;
HIGUCHI, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (01) :20-27
[6]  
Mead C., 1980, INTRO VLSI SYSTEMS
[7]  
MUKHOPADHYAY A, 1979, IEEE T COMPUT, V28, P384, DOI 10.1109/TC.1979.1675378
[8]  
NITAO J, 1986, IEEE CONTROL SYSTEMS, P14
[9]  
REDDY R, 1985, ISSCC DIG TECH PAPER, V5, P54
[10]  
RINE D, 1984, COMPUTER SCI MULTIPL
12