A CMOS 18-THZ-OMEGA 240-MB/S TRANSIMPEDANCE AMPLIFIER AND 155-MB/S LED-DRIVER FOR LOW-COST OPTICAL-FIBER LINKS

被引:74
作者
INGELS, M
VANDERPLAS, G
CROLS, J
STEYAERT, M
机构
[1] ESAT-MICAS, Katholieke Universiteit Leuven, Kardinaal Mercierlaan 94
关键词
D O I
10.1109/4.340430
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The realization of a complete low cost CMOS optical fiber link using a LED and PIN as optical components is presented, The driver and receiver are realized in a standard 0.8 mu m digital CMOS process which makes integration with a DSP possible. The driver is a current steering transistor combined with a small quiescent current source, The modulation current is 60 mA which allows a 155 Mb/s optical data-rate, The receiver is a three-stage transimpedance amplifier followed by a signal converter which provides digital output signal levels. The three-stage configuration makes possible the realization of a high transimpedance (150 k Omega), necessary to obtain a high sensitivity, combined with a high bandwidth. The achieved optical data-rate is 240 Mb/s for 1 mu A input modulation currents, This results in a transimpedance bandwidth of 18 THz Omega, which is one order of magnitude higher than recently published circuits, The speed performance of the total link is limited by the optical time-constant of the LED, leading to a 155 Mb/s optical link, designed for use in four-fiber interboard connections in 622 Mb/s B-ISDN systems.
引用
收藏
页码:1552 / 1559
页数:8
相关论文
共 9 条
  • [1] LIM PJW, 1993, ISSCC, P96
  • [2] NASSERBAKHT GN, 1992, IEEE J SOLID STATE C, V28, P622
  • [3] PELGROM M, 1989, IEEE J SOLID STATE C, V24, P1317
  • [4] Rubinstein J., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P202, DOI 10.1109/TCAD.1983.1270037
  • [5] ECL CMOS AND CMOS ECL INTERFACE IN 1.2-MU-M CMOS FOR 150-MHZ DIGITAL ECL DATA-TRANSMISSION SYSTEMS
    STEYAERT, MSJ
    BIJKER, W
    VORENKAMP, P
    SEVENHANS, J
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (01) : 18 - 24
  • [6] SI BIPOLAR CHIP SET FOR 10-GB/S OPTICAL RECEIVER
    SUZAKI, T
    SODA, M
    MORIKAWA, T
    TEZUKA, H
    OGAWA, C
    FUJITA, S
    TAKEMURA, H
    TASHIRO, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) : 1781 - 1786
  • [7] MONOLITHIC INTEGRATION OF 5-GB/S OPTICAL RECEIVER BLOCK FOR SHORT-DISTANCE COMMUNICATION
    TAKANO, C
    TANAKA, K
    OKUBORA, A
    KASAHARA, J
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (10) : 1431 - 1433
  • [8] TAYLOR SS, 1994, ISSCC FEB, P254
  • [9] ELECTROTHERMAL SIMULATION AND DESIGN OF INTEGRATED-CIRCUITS
    VANPETEGEM, W
    GEERAERTS, B
    SANSEN, W
    GRAINDOURZE, B
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (02) : 143 - 146