COMPARISON OF DC AND AC STRESS FOR A NMOS TRANSISTOR

被引:0
|
作者
WANG, H [1 ]
KAUL, R [1 ]
BIBYK, SB [1 ]
机构
[1] OHIO STATE UNIV,DEPT ELECT ENGN,SOLID STATE MICROELECTR LAB,COLUMBUS,OH 43210
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
引用
收藏
页码:C361 / C361
页数:1
相关论文
共 50 条
  • [31] Thermal Laser Stimulation effects on NMOS transistor
    Firiti, A
    Haller, G
    Lewis, D
    Fouillat, P
    Perdu, P
    Beaudoin, F
    IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 107 - 110
  • [32] MODEL OF NMOS TRANSISTOR FOR SYSTEM SIMULATION.
    Syrzycki, Marek
    Maly, Wojciech
    Gos, Jacek
    Electron Technology (Warsaw), 1986, 18 (1-2): : 43 - 60
  • [33] A compact model for the grounded-gate nMOS transistor behaviour under CDM ESD stress
    Russ, C
    Verhaege, K
    Bock, K
    Roussel, PJ
    Groeseneken, G
    Maes, HE
    JOURNAL OF ELECTROSTATICS, 1998, 42 (04) : 351 - 381
  • [34] GATE OXIDE INTEGRITY OF NMOS TRANSISTOR ARRAYS
    SWARTZ, GA
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (11) : 1826 - 1829
  • [35] Transistor fault model for nMOS combinational circuits
    Ismaeel, Asad A., 1600, (22):
  • [36] The role of the DC component in human perception of AC–DC hybrid electric fields and a comparison with the AC component
    Michael Kursawe
    Andrea Kaifie
    Julia Krabbe
    Simon Kimpeler
    Ralph Kühn
    Thomas Kraus
    Kathrin Jankowiak
    Scientific Reports, 13
  • [37] Graphene Biosensors Operated in DC Transistor and AC Electrochemical Modes for DNA sensing
    Pinzon, Edgar
    Domingues, Telma
    Wrege, Rodrigo
    Lopes, Lais C.
    Borme, Jerome
    Daros, Thiago
    Piteira, Joao
    Costa, Bruno M.
    Bueno, Paulo R.
    Alpuim, Pedro
    2023 IEEE SENSORS, 2023,
  • [38] Transistor Fault Diagnostic Methods in the AC/DC Line-Side Converter
    Sobanski, Piotr
    PRZEGLAD ELEKTROTECHNICZNY, 2018, 94 (03): : 23 - 29
  • [39] AN ANALYSIS OF THE DC AND SMALL-SIGNAL AC PERFORMANCE OF THE TUNNEL EMITTER TRANSISTOR
    CHU, KM
    PULFREY, DL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (02) : 188 - 194
  • [40] A compact DC and AC model for circuit simulation of high voltage VDMOS transistor
    Chauhan, Y. S.
    Anghel, C.
    Krummenacher, F.
    Gillon, R.
    Baguenier, A.
    Desoete, B.
    Frere, S.
    Ionescu, A. M.
    Declercq, M.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 109 - +