Automated Formal Verification of Fault Tolerance for Circuits

被引：0

作者：

Fey, Gorschwin ^{[1
]}

Sulflow, Andre ^{[1
]}

Frehse, Stefan ^{[1
]}

Drechsler, Rolf ^{[1
]}

机构：

[1] Univ Bremen, Bibliothekstr 1, D-28359 Bremen, Germany

来源：

IT-INFORMATION TECHNOLOGY | 2010年 / 52卷 / 04期

关键词：

B.7 [Hardware: Integrated Circuits; B.8.1 [Hardware: Performance and Reliability: Reliability; Testing; and Fault-Tolerance;

D O I：

10.1524/itit.2010.0594

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Continuously shrinking feature sizes lead to an increasing vulnerability of digital circuits. Manufacturing failures, transient faults, or induced bit-flips may tamper the functionality. Thus, analyzing the fault tolerance of a given implementation becomes an important step in the design process. In this work we present a formal method to compute fault tolerance with respect to single soft errors. Extensions are proposed to increase the accuracy, to improve the run time, and to cope with multiple faults.

引用

页码：216 / 223

页数：8

共 50 条

[41] Improving Student Performance Using Automated Testing of Simulated Digital Logic Circuits
Kurmas, Zachary
ITICSE '08: PROCEEDINGS OF THE 13TH ANNUAL CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, 2008, : 265 - 269
[42] Efficient Splitting of Test and Simulation Cases for the Verification of Highly Automated Driving Functions
Boede, Eckard
Bueker, Matthias
Eberle, Ulrich
Fraenzle, Martin
Gerwinn, Sebastian
Kramer, Birte
COMPUTER SAFETY, RELIABILITY, AND SECURITY (SAFECOMP 2018), 2018, 11093 : 139 - 153
[43] Verification and Validation Methods for Decision-Making and Planning of Automated Vehicles: A Review
Ma, Yining
Sun, Chen
Chen, Junyi
Cao, Dongpu
Xiong, Lu
IEEE TRANSACTIONS ON INTELLIGENT VEHICLES, 2022, 7 (03): : 480 - 498
[44] A Fault Detection and Tolerance Architecture for Post-Silicon Skew Tuning
Kao, Mac Y. C.
Tsai, Kun-Ting
Chang, Shih-Chieh
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (07) : 1210 - 1220
[45] Online test and fault-tolerance for nanoelectronic programmable logic arrays
Garcia, Saturnino
Orailoglu, Alex
2008 IEEE INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2008, : 8 - 15
[46] Adaptive Design of Experiments for Fault Injection Testing of Highly Automated Vehicles
Chen, Qiubing
Zhang, He
Zhou, Huajun
Sun, Jian
Tian, Ye
IEEE INTELLIGENT TRANSPORTATION SYSTEMS MAGAZINE, 2024, 16 (03) : 35 - 52
[47] Worst case tolerance analysis and CLP-based multifrequency test generation for analog circuits
Abderrahman, A
Cerny, E
Kaminska, B
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (03) : 332 - 345
[48] Fault Tolerant Reversible Gate Based Sequential Quantum Dot Cellular Automata Circuits: Design and Contemplation
Singh, Rupali
Sharma, Devendra Kumar
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2020, 15 (03) : 331 - 344
[49] Towards Automated Assessment Generation in e-Learning Systems Using Combinatorial Testing and Formal Concept Analysis
Skopljanac-Macina, Frano
Zakarija, Ivona
Blaskovic, Bruno
IEEE ACCESS, 2021, 9 : 52957 - 52976
[50] An Automated Clinical Laboratory Decision Support System for Test Utilization, Medical Necessity Verification, and Payment Processing
Beqaj, Safedin
Shrestha, Rojeet
Hamill, Tim
INTERACTIVE JOURNAL OF MEDICAL RESEARCH, 2025, 14

← 1 2 3 4 5 →