Automated Formal Verification of Fault Tolerance for Circuits

被引：0

作者：

Fey, Gorschwin ^{[1
]}

Sulflow, Andre ^{[1
]}

Frehse, Stefan ^{[1
]}

Drechsler, Rolf ^{[1
]}

机构：

[1] Univ Bremen, Bibliothekstr 1, D-28359 Bremen, Germany

来源：

IT-INFORMATION TECHNOLOGY | 2010年 / 52卷 / 04期

关键词：

B.7 [Hardware: Integrated Circuits; B.8.1 [Hardware: Performance and Reliability: Reliability; Testing; and Fault-Tolerance;

D O I：

10.1524/itit.2010.0594

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Continuously shrinking feature sizes lead to an increasing vulnerability of digital circuits. Manufacturing failures, transient faults, or induced bit-flips may tamper the functionality. Thus, analyzing the fault tolerance of a given implementation becomes an important step in the design process. In this work we present a formal method to compute fault tolerance with respect to single soft errors. Extensions are proposed to increase the accuracy, to improve the run time, and to cope with multiple faults.

引用

页码：216 / 223

页数：8

共 50 条

[31] An Aspect-Oriented Approach to Assessing Fault Tolerance
Cleveland, Jeffrey
Loyall, Joseph
Hanna, James
2014 IEEE MILITARY COMMUNICATIONS CONFERENCE: AFFORDABLE MISSION SUCCESS: MEETING THE CHALLENGE (MILCOM 2014), 2014, : 1374 - 1381
[32] Using Likely Invariants for Automated Software Fault Localization
Sahoo, Swarup Kumar
Criswell, John
Geigle, Chase
Adve, Vikram
ACM SIGPLAN NOTICES, 2013, 48 (04) : 139 - 151
[33] Characterization and Optimization of Defects and Defect Tolerance for Not-Practically-Testable Circuits
Patitz, Z.
George, K. M.
Park, N.
Kim, E. -K.
2010 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE I2MTC 2010, PROCEEDINGS, 2010,
[34] Fault behavior and change in internal condition of mixed-signal circuits
Miura, Y
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (04) : 943 - 945
[35] Enhancing the Capability of Testing-Based Formal Verification by Handling Operations in Software Packages
Liu, Ai
Liu, Shaoying
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2023, 49 (01) : 304 - 324
[36] A unified approach for fault simulation of linear mixed-signal circuits
Balivada, A
Zheng, H
Nagi, N
Chatterjee, A
Abraham, JA
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (1-2): : 29 - 41
[37] Formal Modeling and Verification Methods for the System Requirement Specifications of Train Control Systems: A Survey
Cheng, Ruijun
Chen, Dewang
Song, Haifeng
Liu, Hui
Cheng, Huize
IEEE TRANSACTIONS ON INTELLIGENT TRANSPORTATION SYSTEMS, 2025, 26 (02) : 1419 - 1440
[38] A probabilistic analysis of fault tolerance for switch block array in FPGAs
Huang, Jing
Tahoori, Mehdi B.
Lombardi, Fabrizio
INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2005, 1 (3-4) : 250 - 262
[39] Fault tolerance of switch blocks and switch block arrays in FPGA
Huang, J
Tahoori, MB
Lombardi, F
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (07) : 794 - 807
[40] Improving Student Performance Using Automated Testing of Simulated Digital Logic Circuits
Kurmas, Zachary
ITICSE '08: PROCEEDINGS OF THE 13TH ANNUAL CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, 2008, : 265 - 269

← 1 2 3 4 5 →