Automated Formal Verification of Fault Tolerance for Circuits

被引：0
|
作者：
Fey, Gorschwin [1 ]
Sulflow, Andre [1 ]
Frehse, Stefan [1 ]
Drechsler, Rolf [1 ]
机构：
[1] Univ Bremen, Bibliothekstr 1, D-28359 Bremen, Germany
来源：
IT-INFORMATION TECHNOLOGY | 2010年 / 52卷 / 04期
关键词：
B.7 [Hardware: Integrated Circuits; B.8.1 [Hardware: Performance and Reliability: Reliability; Testing; and Fault-Tolerance;
D O I：
10.1524/itit.2010.0594
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Continuously shrinking feature sizes lead to an increasing vulnerability of digital circuits. Manufacturing failures, transient faults, or induced bit-flips may tamper the functionality. Thus, analyzing the fault tolerance of a given implementation becomes an important step in the design process. In this work we present a formal method to compute fault tolerance with respect to single soft errors. Extensions are proposed to increase the accuracy, to improve the run time, and to cope with multiple faults.
引用
收藏
页码：216 / 223
页数：8
相关论文
共 50 条
  • [1] A Verification Strategy for Fault-Detection and Fault-Tolerance Circuits
    Boschi, Gabriele
    Mariani, Riccardo
    Lorenzini, Stefano
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [2] Formal Verification of Automatic Circuit Transformations for Fault-Tolerance
    Burlyaev, Dmitry
    Fradet, Pascal
    PROCEEDINGS OF THE 15TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2015), 2015, : 41 - 48
  • [3] Formal verification of fault tolerance in safety-critical reconfigurable modules
    Hammarberg J.
    Nadjm-Tehrani S.
    International Journal on Software Tools for Technology Transfer, 2005, 7 (3) : 268 - 279
  • [4] FORMAL VERIFICATION OF FAULT TOLERANCE USING THEOREM-PROVING TECHNIQUES
    KLJAICH, J
    SMITH, BT
    WOJCIK, AS
    IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (03) : 366 - 376
  • [5] New threat on formal verification for neural networks: example and fault tolerance
    Viot, Augustin
    Lussier, Benjamin
    Schoen, Walter
    Tacchella, Armando
    Geronimi, Stephane
    IFAC PAPERSONLINE, 2022, 55 (06): : 623 - 630
  • [6] Analyzing Formal Verification and Testing Efforts of Different Fault Tolerance Mechanisms
    Zhang, Meng
    Lungu, Anita
    Sorin, Daniel J.
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS, 2009, : 277 - +
  • [7] Formal verification of circuits and systemsForeword
    P. P. Chakrabarti
    Sadhana, 2002, 27 (2) : 128 - 128
  • [8] Formal verification of combinational circuits
    Jain, J
    Narayan, A
    Fujita, M
    SangiovanniVincentelli, A
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 218 - 225
  • [9] Automated Model Generation Including Variations for Formal Verification of Nonlinear Analog Circuits
    Rechmal-Lesse, Malgorzata
    Koroa, Gerald Alexander
    Adhisantoso, Yeremia Gunawan
    Olbrich, Markus
    2020 18TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS'20), 2020, : 66 - 69
  • [10] SAT-based Formal Verification of Fault Injection Countermeasures for Cryptographic Circuits∗
    Tan, Huiyu
    Gao, Pengfei
    Song, Fu
    Chen, Taolue
    Wu, Zhilin
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024, 2024 (04): : 1 - 39
12345