A RADIX-4 MODULAR MULTIPLICATION HARDWARE ALGORITHM FOR MODULAR EXPONENTIATION

被引:37
作者
TAKAGI, N
机构
[1] Department of Information Science, Kyoto University, Kyoto
关键词
COMPUTER ARITHMETIC; COMPUTER CRYPTOGRAPH; HARDWARE ALGORITHM; MODULAR MULTIPLICATION; REDUNDANT REPRESENTATION; VLSI;
D O I
10.1109/12.156537
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A fast radix-4 modular multiplication hardware algorithm is proposed. It is efficient for modular exponentiation with a large modulus used in public-key cryptosystems such as RSA cryptosystem. The operands and the result of multiplication which are intermediate results in modular exponentiation are represented in a redundant representation. The computation proceeds in serial-parallel fashion. Each subtraction for the division for residue calculation is embedded in the repeated multiply-addition. Each intermediate result is represented in a more redundant representation than that for the operands and the result, so that the number of the required addition/subtractions is reduced. All addition/subtractions are carried out without carry propagation. The algorithm is efficient for modular exponentiation, because only one carry propagate addition is required in the whole computation for a modular exponentiation. A serial-parallel modular multiplier based on the algorithm has a regular cellular array structure with a bit slice feature and is suitable for VLSI implementation. It seems easy to fabricate an RSA chip based on the multiplier using today's technology, which is expected to have a throughput of several times as large as that of the fastest actual RSA chip.
引用
收藏
页码:949 / 956
页数:8
相关论文
共 50 条
  • [41] Tripartite modular multiplication
    Sakiyama, Kazuo
    Knezevic, Miroslav
    Fan, Junfeng
    Preneel, Bart
    Verbauwhede, Ingrid
    [J]. INTEGRATION-THE VLSI JOURNAL, 2011, 44 (04) : 259 - 269
  • [42] Scalable hardware implementing high-radix Montgomery multiplication algorithm
    Bernard, F.
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (2-3) : 117 - 126
  • [43] Quantum Modular Multiplication
    Cho, Seong-Min
    Kim, Aeyoung
    Choi, Dooho
    Choi, Byung-Soo
    Seo, Seung-Hyun
    [J]. IEEE ACCESS, 2020, 8 : 213244 - 213252
  • [44] Modular multiplication method
    Oh, JH
    Moon, SJ
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (04): : 317 - 318
  • [45] High-speed modular multiplication
    Fischer, W
    Seifert, JP
    [J]. TOPICS IN CRYPTOLOGY - CT-RSA 2004, PROCEEDINGS, 2004, 2964 : 264 - 277
  • [46] New iterative algorithms for modular multiplication
    Nibouche, O
    Nibouche, M
    Bouridane, A
    [J]. SIGNAL PROCESSING, 2004, 84 (10) : 1919 - 1930
  • [47] Long modular multiplication for cryptographic applications
    Hars, L
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2004, PROCEEDINGS, 2004, 3156 : 45 - 61
  • [48] Implementing Montgomery Multiplication to Speed-Up the Computation of Modular Exponentiation of Multi-Bit Numbers
    Prots'ko, I.
    Gryshchuk, A.
    [J]. CYBERNETICS AND SYSTEMS ANALYSIS, 2024, 60 (05) : 826 - 833
  • [49] A scalable architecture for modular multiplication based on Montgomery's algorithm
    Tenca, AF
    Koç, ÇK
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (09) : 1215 - 1221
  • [50] Efficient digit-serial modular multiplication algorithm on FPGA
    Pan, Jeng-Shyang
    Song, Pengfei
    Yang, Chun-Sheng
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (05) : 662 - 668