A RADIX-4 MODULAR MULTIPLICATION HARDWARE ALGORITHM FOR MODULAR EXPONENTIATION

被引:37
作者
TAKAGI, N
机构
[1] Department of Information Science, Kyoto University, Kyoto
关键词
COMPUTER ARITHMETIC; COMPUTER CRYPTOGRAPH; HARDWARE ALGORITHM; MODULAR MULTIPLICATION; REDUNDANT REPRESENTATION; VLSI;
D O I
10.1109/12.156537
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A fast radix-4 modular multiplication hardware algorithm is proposed. It is efficient for modular exponentiation with a large modulus used in public-key cryptosystems such as RSA cryptosystem. The operands and the result of multiplication which are intermediate results in modular exponentiation are represented in a redundant representation. The computation proceeds in serial-parallel fashion. Each subtraction for the division for residue calculation is embedded in the repeated multiply-addition. Each intermediate result is represented in a more redundant representation than that for the operands and the result, so that the number of the required addition/subtractions is reduced. All addition/subtractions are carried out without carry propagation. The algorithm is efficient for modular exponentiation, because only one carry propagate addition is required in the whole computation for a modular exponentiation. A serial-parallel modular multiplier based on the algorithm has a regular cellular array structure with a bit slice feature and is suitable for VLSI implementation. It seems easy to fabricate an RSA chip based on the multiplier using today's technology, which is expected to have a throughput of several times as large as that of the fastest actual RSA chip.
引用
收藏
页码:949 / 956
页数:8
相关论文
共 50 条
  • [21] FAST MODULAR MULTIPLICATION USING 2-POWER RADIX
    WALTER, CD
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 1991, 39 (1-2) : 21 - 28
  • [22] A Review of Modular Multiplication Methods and Respective Hardware Implementations
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    INFORMATICA-JOURNAL OF COMPUTING AND INFORMATICS, 2006, 30 (01): : 111 - 129
  • [23] Efficient hardware for modular exponentiation using the sliding-window method
    Department of Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Rio de Janeiro, Brazil
    不详
    Int. J. High Perform. Syst. Archit., 2008, 3 (199-206): : 199 - 206
  • [24] Hardware Optimization on FPGA for the Modular Multiplication in the AMNS Representation
    Chaouch, Asma
    Dosso, Yssouf Fangan
    Didier, Laurent-Stephane
    El Mrabet, Nadia
    Ouni, Bouraoui
    Bouallegue, Belgacem
    RISKS AND SECURITY OF INTERNET AND SYSTEMS (CRISIS 2019), 2020, 12026 : 113 - 127
  • [25] Dual-field modular multiplication algorithm and modular inversion algorithm with VLSI implementation
    Chen G.-H.
    Zhu J.-M.
    Liu M.
    Zeng W.-M.
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2010, 32 (09): : 2095 - 2100
  • [26] Unfolded modular multiplication
    Fischer, W
    Seifert, JP
    ALGORITHMS AND COMPUTATION, PROCEEDINGS, 2003, 2906 : 726 - 735
  • [28] A VERIFICATION OF BRICKELL FAST MODULAR MULTIPLICATION ALGORITHM
    WALTER, CD
    ELDRIDGE, SE
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 1990, 33 (3-4) : 153 - 169
  • [29] Improved Sum of Residues Modular Multiplication Algorithm
    Mehrabi, Mohamad Ali
    CRYPTOGRAPHY, 2019, 3 (02) : 1 - 16
  • [30] A Novel Approach for Improving the Modular Exponentiation Performance
    Abbasi, Manizhe
    Rezai, Abdalhossein
    Karimi, Asghar
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION AND COMMUNICATION TECHNOLOGIES-2017 (AICT 2017), 2017, : 43 - 46