A RADIX-4 MODULAR MULTIPLICATION HARDWARE ALGORITHM FOR MODULAR EXPONENTIATION

被引:37
作者
TAKAGI, N
机构
[1] Department of Information Science, Kyoto University, Kyoto
关键词
COMPUTER ARITHMETIC; COMPUTER CRYPTOGRAPH; HARDWARE ALGORITHM; MODULAR MULTIPLICATION; REDUNDANT REPRESENTATION; VLSI;
D O I
10.1109/12.156537
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A fast radix-4 modular multiplication hardware algorithm is proposed. It is efficient for modular exponentiation with a large modulus used in public-key cryptosystems such as RSA cryptosystem. The operands and the result of multiplication which are intermediate results in modular exponentiation are represented in a redundant representation. The computation proceeds in serial-parallel fashion. Each subtraction for the division for residue calculation is embedded in the repeated multiply-addition. Each intermediate result is represented in a more redundant representation than that for the operands and the result, so that the number of the required addition/subtractions is reduced. All addition/subtractions are carried out without carry propagation. The algorithm is efficient for modular exponentiation, because only one carry propagate addition is required in the whole computation for a modular exponentiation. A serial-parallel modular multiplier based on the algorithm has a regular cellular array structure with a bit slice feature and is suitable for VLSI implementation. It seems easy to fabricate an RSA chip based on the multiplier using today's technology, which is expected to have a throughput of several times as large as that of the fastest actual RSA chip.
引用
收藏
页码:949 / 956
页数:8
相关论文
共 50 条
  • [1] A hardware algorithm for modular multiplication/division
    Kaihara, ME
    Takagi, N
    IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (01) : 12 - 21
  • [2] Enhancement of Hardware Modular Multiplier Radix-4 Algorithm for Fast RSA Cryptosystem
    Amer, Kauther M.
    Sharif, Sami M.
    Ashur, Ahmed S.
    2013 INTERNATIONAL CONFERENCE ON COMPUTING, ELECTRICAL AND ELECTRONICS ENGINEERING (ICCEEE), 2013, : 692 - 696
  • [3] An algorithm for modular exponentiation
    Dimitrov, VS
    Jullien, GA
    Miller, WC
    INFORMATION PROCESSING LETTERS, 1998, 66 (03) : 155 - 159
  • [4] HARDWARE IMPLEMENTATION OF MONTGOMERY MODULAR MULTIPLICATION ALGORITHM
    ELDRIDGE, SE
    WALTER, CD
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (06) : 693 - 699
  • [5] MODULAR MULTIPLICATION HARDWARE ALGORITHMS WITH A REDUNDANT REPRESENTATION AND THEIR APPLICATION TO RSA CRYPTOSYSTEM
    TAKAGI, N
    YAJIMA, S
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (07) : 887 - 891
  • [6] A hardware algorithm for modular multiplication/division based on the extended Euclidean algorithm
    Kaihara, ME
    Takagi, N
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12) : 3610 - 3617
  • [7] High-Radix Modular Exponentiation for Hardware Implementation of Public-Key Cryptography
    Vollala, Satyanarayana
    Begum, B. Shameedha
    Joshi, Amit D.
    Ramasubramanian, N.
    2016 INTERNATIONAL CONFERENCE ON COMPUTING, ANALYTICS AND SECURITY TRENDS (CAST), 2016, : 346 - 350
  • [8] An RNS Montgomery modular multiplication algorithm
    Bajard, JC
    Didier, LS
    Kornerup, P
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (07) : 766 - 776
  • [9] O(n)-depth modular exponentiation circuit algorithm
    Hamano, T
    Takagi, N
    Yajima, S
    Preparata, FP
    IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (06) : 701 - 704
  • [10] Hardware Implementation of Montgomery Modular Multiplication Algorithm Using Iterative Architecture
    Renardy, Antonius P.
    Ahmadi, Nur
    Fadila, Ashbir A.
    Shidqi, Naufal
    Adiono, Trio
    2015 INTERNATIONAL SEMINAR ON INTELLIGENT TECHNOLOGY AND ITS APPLICATIONS (ISITIA), 2015, : 99 - 102