A THEORY FOR THE DESIGN OF SOFT-ERROR-TOLERANT VLSI CIRCUITS

被引：2
|
作者：
SAVARIA, Y
HAYES, JF
RUMIN, NC
AGARWAL, VK
机构：
[1] MCGILL UNIV,DEPT ELECT ENGN,MONTREAL H3A 2T5,QUEBEC,CANADA
[2] CONCORDIA UNIV,DEPT ELECT ENGN,MONTREAL H3G 1M8,QUEBEC,CANADA
来源：
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS | 1986年 / 4卷 / 01期
关键词：
D O I：
10.1109/JSAC.1986.1146297
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：15 / 23
页数：9
相关论文
共 50 条
  • [31] Analysis Optimum Sizing of 12 T PCSA for High Speed Soft Error Tolerant Logic Circuits Design
    A. Ranjani Aruna
    J. Kamala
    C. R. S. Hanuman
    Dhandapani Vaithiyanathan
    Journal of Electrical Engineering & Technology, 2022, 17 : 3473 - 3485
  • [32] Analysis Optimum Sizing of 12 T PCSA for High Speed Soft Error Tolerant Logic Circuits Design
    Aruna, A. Ranjani
    Kamala, J.
    Hanuman, C. R. S.
    Vaithiyanathan, Dhandapani
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2022, 17 (06) : 3473 - 3485
  • [33] SOFT-ERROR FILTERING - A SOLUTION TO THE RELIABILITY PROBLEM OF FUTURE VLSI DIGITAL CIRCUITS
    SAVARIA, Y
    RUMIN, NC
    HAYES, JF
    AGARWAL, VK
    PROCEEDINGS OF THE IEEE, 1986, 74 (05) : 669 - 683
  • [34] Analysis of the Impact of Electrical and Timing Masking on Soft Error Rate Estimation in VLSI Circuits
    Tsoumanis, Pelopidas
    Paliaroutis, Georgios Ioannis
    Evmorfopoulos, Nestor
    Stamoulis, George
    TECHNOLOGIES, 2022, 10 (01)
  • [35] Simulation-Based Method for Synthesizing Soft Error Tolerant Combinational Circuits
    El-Maleh, Aiman H.
    Daud, Khaled A. K.
    IEEE TRANSACTIONS ON RELIABILITY, 2015, 64 (03) : 935 - 948
  • [36] Soft-Error-Tolerant Dual-Modular-Redundancy Architecture with Repair and Retry Scheme for Memory-Control Circuit on FPGA
    Saen, Makoto
    Toba, Tadanobu
    Kanno, Yusuke
    IEICE TRANSACTIONS ON ELECTRONICS, 2017, E100C (04): : 382 - 390
  • [37] 2 CMOS MEMORY CELLS SUITABLE FOR THE DESIGN OF SEU-TOLERANT VLSI CIRCUITS
    VELAZCO, R
    BESSOT, D
    DUZELLIER, S
    ECOFFET, R
    KOGA, R
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (06) : 2229 - 2234
  • [38] FLOORPLAN DESIGN OF VLSI CIRCUITS
    WONG, DF
    LIU, CL
    ALGORITHMICA, 1989, 4 (02) : 263 - 291
  • [39] DESIGN AND SIMULATION OF VLSI CIRCUITS
    SCHEFFER, LK
    DOWELL, RI
    APTE, RM
    HEWLETT-PACKARD JOURNAL, 1981, 32 (06): : 12 - &
  • [40] A COMPACT THERMAL NOISE MODEL FOR THE INVESTIGATION OF SOFT ERROR RATES IN MOS VLSI DIGITAL CIRCUITS
    LAYMAN, PA
    CHAMBERLAIN, SG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (01) : 79 - 89
12345