A THEORY FOR THE DESIGN OF SOFT-ERROR-TOLERANT VLSI CIRCUITS

被引：2
|
作者：
SAVARIA, Y
HAYES, JF
RUMIN, NC
AGARWAL, VK
机构：
[1] MCGILL UNIV,DEPT ELECT ENGN,MONTREAL H3A 2T5,QUEBEC,CANADA
[2] CONCORDIA UNIV,DEPT ELECT ENGN,MONTREAL H3G 1M8,QUEBEC,CANADA
来源：
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS | 1986年 / 4卷 / 01期
关键词：
D O I：
10.1109/JSAC.1986.1146297
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：15 / 23
页数：9
相关论文
共 50 条
  • [21] ALPHA-PARTICLE-INDUCED SOFT ERROR RATE IN VLSI CIRCUITS
    SAIHALASZ, GA
    WORDEMAN, MR
    DENNARD, RH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (04) : 725 - 731
  • [22] A Soft-Error-Tolerant SAR ADC with Dual-Capacitor Sample-and-Hold Control for Sensor Systems
    Ro, Duckhoon
    Um, Minseong
    Lee, Hyung-Min
    SENSORS, 2021, 21 (14)
  • [23] Multiple design error diagnosis and correction in digital VLSI circuits
    Veneris, A
    Venkataraman, S
    Hajj, IN
    Fuchs, WK
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 58 - 63
  • [24] Multiple design error diagnosis and correction in digital VLSI circuits
    Veneris, Andreas
    Venkataraman, Srikanth
    Hajj, Ibrahim N.
    Fuchs, W.Kent
    Proceedings of the IEEE VLSI Test Symposium, 1999, : 58 - 63
  • [25] Design asynchronous circuits for soft error tolerance
    Kuang, Weidong
    Xiao, Enjun
    Ibarra, Casto Manuel
    Zhao, Peiyi
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 221 - +
  • [26] Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip
    Liu, Weichen
    Zhang, Wei
    Wang, Xuan
    Xu, Jiang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1546 - 1559
  • [27] Tiny Phase-Error Monitor for Fault and Soft-Error-Tolerant DLL to Support Graceful Degradation and Module-Level Testing
    Yang, Jun-Yu
    Huang, Shi-Yu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (07) : 2337 - 2347
  • [28] SABER: Selection of Approximate Bits for the Design of Error Tolerant Circuits
    Sengupta, Deepashree
    Snigdha, Farhana Sharmin
    Hu, Jiang
    Sapatnekar, Sachin S.
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [29] Addressing Design Margins through Error-tolerant Circuits
    Das, Shidhartha
    Blaauw, David
    Bull, David
    Flautner, Krisztian
    Aitken, Rob
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 11 - +
  • [30] Determining error rate in error tolerant VLSI chips
    Breuer, MA
    DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 321 - 326
12345