LOCATING FUNCTIONAL ERRORS IN LOGIC-CIRCUITS

被引：0

|

作者：

TAMURA, KA

机构：

来源：

26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE | 1989年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：185 / 191

页数：7

相关论文

共 50 条

[41] SYNTHESIS OF THE MULTIVALUED INJECTION LOGIC-CIRCUITS
LANZOV, AL
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1979, (04): : 83 - 88
[42] NON-BINARY LOGIC-CIRCUITS
ROSS, CW
WIRELESS WORLD, 1982, 88 (1563): : 68 - 70
[43] REGENERATIVE LOGIC-CIRCUITS WITH CMOS TRANSISTORS
DOKIC, BL
BUNDALO, ZV
INTERNATIONAL JOURNAL OF ELECTRONICS, 1985, 58 (06) : 907 - 920
[44] ON PATH SELECTION IN COMBINATIONAL LOGIC-CIRCUITS
LI, WN
REDDY, SM
SAHNI, SK
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (01) : 56 - 63
[45] FUNCTIONAL TESTING OF LOGIC-CIRCUITS BY COMPLETE PARTITIONING OF THE NON-FORBIDDEN STATES
NOVIK, GK
SOVIET MICROELECTRONICS, 1982, 11 (01): : 31 - 38
[46] POWER ESTIMATION METHODS FOR SEQUENTIAL LOGIC-CIRCUITS
TSUI, CY
MONTEIRO, J
PEDRAM, M
DEVADAS, S
DESPAIN, AM
LIN, B
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) : 404 - 416
[47] A UNIQUE DECODED METHOD FOR MINIMIZATION OF LOGIC-CIRCUITS
AHMED, AM
ABBAS, YK
INTERNATIONAL JOURNAL OF ELECTRONICS, 1982, 53 (02) : 191 - 199
[48] DESIGN OF TESTABLE LOGIC-CIRCUITS - BENNETTS,RG
BOTTORFF, PS
IEEE SPECTRUM, 1984, 21 (10) : 17 - 17
[49] EVALUATING THE SIGNAL-RELIABILITY OF LOGIC-CIRCUITS
KOH, KS
IEEE TRANSACTIONS ON RELIABILITY, 1985, 34 (03) : 233 - 235
[50] FAULT EFFECTS IN ASYNCHRONOUS SEQUENTIAL LOGIC-CIRCUITS
SHIEH, MD
WEY, CL
FISHER, PD
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (06): : 327 - 332

← 1 2 3 4 5 →