A METHODOLOGY FOR CUSTOM VLSI LAYOUT

被引：0

作者：

BREUER, MA

KUMAR, A

机构：

来源：

IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS | 1983年 / 13卷 / 04期

关键词：

D O I：

10.1109/TSMC.1983.6313133

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：470 / 475

页数：6

共 50 条

[21] AUTOMATIC VLSI LAYOUT SIMULATION
NEUBAUER, CM
AKERS, LA
SIMULATION, 1984, 42 (06) : 276 - 282
[22] RECENT ADVANCES IN VLSI LAYOUT
KUH, ES
OHTSUKI, T
PROCEEDINGS OF THE IEEE, 1990, 78 (02) : 237 - 263
[23] Layout algorithms for VLSI design
Lapaugh, AS
ACM COMPUTING SURVEYS, 1996, 28 (01) : 59 - 61
[24] AUTOMATIC LAYOUT OF VLSI CIRCUITS
BROWN, AD
COMPUTER-AIDED DESIGN, 1987, 19 (07) : 383 - 384
[25] METHODOLOGIES FOR FULL CUSTOM VLSI DESIGN
DANNEELS, J
MEINCK, M
ELECTRICAL COMMUNICATION, 1984, 58 (04): : 389 - &
[26] IMPACT OF CUSTOM VLSI TECHNOLOGY.
Privett, Roy F.
Van Iseghem, Paul
Electrical communication, 1984, 58 (04): : 364 - 371
[27] The recursive grid layout scheme for VLSI layout of hierarchical networks
Yeh, CH
Parhami, B
Varvarigos, EA
IPPS/SPDP 1999: 13TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & 10TH SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 1999, : 441 - 445
[28] AN EXPERT SYSTEM FOR VLSI LAYOUT DESIGN
FARAHAT, H
ELDESSOUKI, A
MAHMOUD, MY
ELSIMARY, H
IEEE INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING ///, 1989, : 529 - 532
[29] Parallel Algorithms for VLSI Layout Verification
Journal of Parallel and Distributed Computing, 36 (02):
[30] Function smoothing with applications to VLSI layout
Baldick, R
Kahng, AB
Kennings, A
Markov, IL
PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 225 - 228