A FULLY OPERATIONAL 1-KBIT HEMT STATIC RAM

被引：8
作者：
KOBAYASHI, N
NOTOMI, S
SUZUKI, M
TSUCHIYA, T
NISHIUCHI, K
ODANI, K
SHIBATOMI, A
MIMURA, T
ABE, M
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1986年 / 33卷 / 05期
关键词：
D O I：
10.1109/T-ED.1986.22531
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：548 / 553
页数：6
相关论文
共 50 条
[21]   HIGH-SPEED 4 KBIT STATIC RAM WITH SILICIDE COATED WIRING [J].
MORIMOTO, M ;
SUGIMOTO, M ;
TERADA, K ;
TAKAHASHI, K ;
ISHIJIMA, T ;
MUTA, H ;
SUZUKI, S .
JAPANESE JOURNAL OF APPLIED PHYSICS, 1981, 20 (01) :123-127
[22]   FABRICATION AND PERFORMANCE OF ALL REFRACTORY JOSEPHSON LOGIC-CIRCUITS FOR 1-KBIT SFQ MEMORY [J].
TAHARA, S ;
KOSAKA, S ;
SHOJI, A ;
AOYAGI, M ;
SHINOKI, F ;
HAYAKAWA, H .
IEEE TRANSACTIONS ON MAGNETICS, 1985, 21 (02) :733-736
[23]   Inversion-Type Ferroelectric Capacitive Memory and Its 1-Kbit Crossbar Array [J].
Zhou, Zuopu ;
Jiao, Leming ;
Zhou, Jiuren ;
Zheng, Zijie ;
Chen, Yue ;
Han, Kaizhen ;
Kang, Yuye ;
Gong, Xiao .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (04) :1641-1647
[24]   A 1-kbit EEPROM in SIMOX technology for high-temperature applications up to 250 °C [J].
Gogl, D ;
Fiedler, HL ;
Spitz, M ;
Parmentier, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) :1387-1395
[25]   A GAAS 16-KBIT STATIC RAM USING DISLOCATION-FREE CRYSTAL [J].
HIRAYAMA, M ;
TOGASHI, M ;
KATO, N ;
SUZUKI, M ;
MATSUOKA, Y ;
KAWASAKI, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (01) :104-110
[26]   AC-POWERED AND DC-POWERED SUBNANOSECOND 1-KBIT JOSEPHSON CACHE MEMORY DESIGN [J].
WADA, Y ;
HIDAKA, M ;
NAGASAWA, S ;
ISHIDA, I .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (04) :923-932
[27]   Design and Measurement of a 1-kBit eFuse One-Time Programmable Memory IP Based on a BCD Process [J].
Kim, Du-Hwi ;
Jang, Ji-Hye ;
Jin, Liyan ;
Lee, Jae-Hyung ;
Ha, Pan-Bong ;
Kim, Young-Hee .
IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (08) :1365-1370
[28]   25-NS READ ACCESS BIPOLAR 1 KBIT TTL RAM [J].
MAYUMI, H ;
NOKUBO, I ;
OKADA, K ;
SHIBA, H .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :283-284
[29]   A LOW-POWER 46 NS 256 KBIT CMOS STATIC RAM WITH DYNAMIC DOUBLE WORD LINE [J].
SAKURAI, T ;
MATSUNAGA, J ;
ISOBE, M ;
OHTANI, T ;
SAWADA, K ;
AONO, A ;
NOZAWA, H ;
IIZUKA, T ;
KOHYAMA, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (05) :578-585
[30]   15-NS 1024-BIT FULLY STATIC MOS RAM [J].
WADA, T ;
KUDOH, O ;
NAGAHASHI, Y ;
MATSUE, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (05) :635-639
12345