FAST TEST-GENERATION AND PARTIAL TESTING FOR COMBINATIONAL LOGIC-CIRCUITS

A simple, yet effective fast test generation algorithm by using the real value Boolean difference is given for combinational logic circuits along with a review of several fast test generation algorithms. Because no recursive operation is involved, it can be carried out as a parallel algorithm. The concept of partial testing is discussed. A new partial testing method, weighted point testing, is presented. Every line or node in the combinational logic circuit has a weight assigned to it. The weight at a point is determined by several factors, such as the fault occurrence found by experience or prior-knowledges, the number of fan-in or fan-out at that point, and the depth of the point in the circuit. Only those points with relatively high weights are considered in the test generation and testing. Because testing is more effectively done and directed to the point, the test coverage is higher.