Design of ternary low-power Domino JKL flip-flop and its application

被引:0
作者
Wang Pengjun [1 ]
Yang Qiankun [1 ]
Zheng Xuesong [1 ]
机构
[1] Ningbo Univ, Inst Circuits & Syst, Ningbo 315211, Zhejiang, Peoples R China
基金
中国国家自然科学基金;
关键词
adiabatic logic; Domino circuit; JKL flip-flop; switch-signal theory;
D O I
10.1088/1674-4926/33/11/115008
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
By researching the ternary flip-flop and the adiabatic Domino circuit, a novel design of low-power ternary Domino JKL flip-flop on the switch level is proposed. First, the switch-level structure of the ternary adiabatic Domino JKL flip-flop is derived according to the switch-signal theory and its truth table. Then the ternary loop operation circuit and ternary reverse loop operation circuit are achieved by employing the ternary JKL flip-flop. Finally, the circuit is simulated by using the Spice tool and the results show that the logic function is correct. The energy consumption of the ternary adiabatic Domino JKL flip-flop is 69% less than its conventional Domino counterpart.
引用
收藏
页数:5
相关论文
共 12 条
  • [1] Single-phase SP-Domino: A limited-switching dynamic circuit technique for low-power wide fan-in logic gates
    Akl, Charbel J.
    Bayoumi, Magdy A.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (02) : 141 - 145
  • [2] Hang Guo-qiang, 2006, Journal of Zhejiang University, V40, P1141
  • [3] Low-power dual-edge triggered state-retention scan flip-flop
    Karimiyan, H.
    Sayedi, S. M.
    Saidi, H.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (05) : 410 - 419
  • [4] Lin Mi, 2007, J SEMICOND, V28, P1983
  • [5] CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (02) : 217 - 225
  • [6] Design of energy-efficient and robust ternary circuits for nanotechnology
    Moaiyeri, M. H.
    Doostaregan, A.
    Navi, K.
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2011, 5 (04) : 285 - 296
  • [7] Cascadable adiabatic logic circuits for low-power applications
    Reddy, N. S. S.
    Satyam, M.
    Kishore, K. L.
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2008, 2 (06) : 518 - 526
  • [8] Wang Jinhui, 2007, J SEMICONDUCTORS, V28, P1818
  • [9] Design of ternary adiabatic counter on switch-level
    Wang P.-J.
    Li K.-P.
    Mei F.-N.
    Chen Y.-W.
    [J]. Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2011, 45 (08): : 1502 - 1508
  • [10] Wu Xunwei, 1994, DESIGN PRINCIPLES MU, P1