DEVELOPMENT OF MOS-TRANSISTORS FOR RADIATION-HARDENED LARGE-SCALE INTEGRATED-CIRCUITS AND ANALYSIS OF RADIATION-INDUCED DEGRADATION

被引:8
|
作者
KAMIMURA, H
YOSHIOKA, S
AKIYAMA, M
NAKAMURA, M
TAMURA, T
KUBOYAMA, S
机构
[1] HITACHI LTD, CTR SEMICOND DESIGN & DEV, KODAIRA 187, JAPAN
[2] HITACHI LTD, DIV SPACE SYST, CHIYODA KU, TOKYO 101, JAPAN
[3] NATL SPACE DEV AGCY JAPAN, TSUKUBA SPACE CTR, TSUKUBA 305, JAPAN
[4] NATL SPACE DEV AGCY JAPAN, DEPT RELIABIL ASSURANCE, MINATO KU, TOKYO 105, JAPAN
关键词
RADIATION HARDENING; TOTAL DOSE EFFECT; COBALT; 60; IRRADIATION; RADIATION DOSES; DOSE RATES; INTEGRATED CIRCUIT; MOS TRANSISTOR; LEAKAGE CURRENT; THRESHOLD VOLTAGE;
D O I
10.3327/jnst.31.24
中图分类号
TL [原子能技术]; O571 [原子核物理学];
学科分类号
0827 ; 082701 ;
摘要
Radiation-hardened MOSFETs were developed. and experimental results on their total dose degradation were collected to evaluate effects of three techniques for radiation hardening. The three techniques are; (1) adding a silicon-nitride layer onto the phospho-silicate glass passivation layer, (2) thinning of the field oxide by increasing resistance of the channel stopper, and (3) annealing the gate oxide at lower temperature. Technique (1) suppressed the leakage current generated by the parasitic MOSFET, because the negative threshold voltage shift of the parasitic MOSFET was compensated by the positive shift due to the interface states generated by hydrogen trapped in the oxide by the silicon nitride deposition. Furthermore, leakage current decreased with technique (2) as well. Technique (3) was not effective because the gate oxide is inherently thin. Results gotten using a linear model for the threshold voltage shift represented well the measured data up to 1.5 kGy(Si) at a dose rate of 5 Gy(Si)/h.
引用
收藏
页码:24 / 33
页数:10
相关论文
共 27 条
  • [1] PROCESS TECHNOLOGY FOR RADIATION-HARDENED CMOS INTEGRATED-CIRCUITS
    DAWES, WR
    DERBENWICK, GF
    GREGORY, BL
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (04) : 459 - 465
  • [2] PROCESS OPTIMIZATION OF RADIATION-HARDENED CMOS INTEGRATED-CIRCUITS
    DERBENWICK, GF
    GREGORY, BL
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1975, 22 (06) : 2151 - 2156
  • [3] DESIGN OPTIMIZATION OF RADIATION-HARDENED CMOS INTEGRATED-CIRCUITS
    FOSSUM, JG
    DERBENWICK, GF
    GREGORY, BL
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1975, 22 (06) : 2208 - 2213
  • [4] Aspect ratio of radiation-hardened MOS transistors Modelling of the equivalent channel dimensions of integrated MOS transistors in radiation-hardened enclosed layout
    Bezhenova, V.
    Michalowska-Forsyth, A.
    ELEKTROTECHNIK UND INFORMATIONSTECHNIK, 2018, 135 (01): : 61 - 68
  • [5] TECHNOLOGICAL ADVANCES IN MANUFACTURE OF RADIATION-HARDENED CMOS INTEGRATED-CIRCUITS
    PIKOR, A
    REISS, EM
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1977, 24 (06) : 2047 - 2050
  • [6] RADIATION-INDUCED LEAKAGE CURRENTS IN SILICON ON SAPPHIRE MOS-TRANSISTORS
    WANG, ST
    ROYCE, BSH
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1976, 23 (06) : 1586 - 1589
  • [8] DEVELOPMENT OF INTERCONNECTION TECHNOLOGY FOR LARGE-SCALE INTEGRATED-CIRCUITS
    BABUKA, R
    SAXENMEYER, GJ
    SCHULTZ, LK
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1982, 26 (03) : 318 - 327
  • [9] Radiation-hardened and repairable integrated circuits based on carbon nanotube transistors with ion gel gates
    Maguang Zhu
    Hongshan Xiao
    Gangping Yan
    Pengkun Sun
    Jianhua Jiang
    Zheng Cui
    Jianwen Zhao
    Zhiyong Zhang
    Lian-Mao Peng
    Nature Electronics, 2020, 3 : 622 - 629
  • [10] Radiation-hardened and repairable integrated circuits based on carbon nanotube transistors with ion gel gates
    Zhu, Maguang
    Xiao, Hongshan
    Yan, Gangping
    Sun, Pengkun
    Jiang, Jianhua
    Cui, Zheng
    Zhao, Jianwen
    Zhang, Zhiyong
    Peng, Lian-Mao
    NATURE ELECTRONICS, 2020, 3 (10) : 622 - 629