AN ANALOG NEURAL COMPUTER WITH MODULAR ARCHITECTURE FOR REAL-TIME DYNAMIC COMPUTATIONS

被引:22
|
作者
VANDERSPIEGEL, J
MUELLER, P
BLACKMAN, D
CHANCE, P
DONHAM, C
ETIENNECUMMINGS, R
KINGET, P
机构
[1] UNIV PENN,DEPT BIOPHYS,PHILADELPHIA,PA 19104
[2] UNIV PENN,CTR SENSOR TECHNOL,PHILADELPHIA,PA 19104
[3] UNIV PENN,DEPT NEUROSCI,PHILADELPHIA,PA 19104
[4] CORTICON INC,PHILADELPHIA,PA 19104
[5] KATHOLIEKE UNIV LEUVEN,DEPT ELEKTROTECH,ELECTRON SYST AUTOMAT TECHNOL LAB,B-3001 HEVERLEE,BELGIUM
基金
美国国家科学基金会;
关键词
30;
D O I
10.1109/4.109559
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper describes a multichip analog parallel neural network whose architecture, neuron characteristics, synaptic connections, and time constants are modifiable. The system has several important features, such as time constants for time-domain computations, interchangeable chips allowing a modifiable gross architecture, and expandability to any arbitrary size. Such an approach allows the exploration of different network architectures for a wide range of applications, in particular dynamic real-world computations. Four different modules (neuron, synapse, time constant, and switch units) have been designed and fabricated in a 2-mu-m CMOS technology. About 100 of these modules have been assembled in a fully functional prototype neural computer. An integrated software package for setting the network configuration and characteristics, and monitoring the neuron outputs has been developed as well. The performance of the individual modules as well as the overall system response for several applications have been tested successfully. Results of a network for real-time decomposition of acoustical patterns will be discussed.
引用
收藏
页码:82 / 92
页数:11
相关论文
共 50 条
  • [41] Scalable hardware architecture for real-time dynamic programming applications
    Matthews, Brad
    Elhanany, Itamar
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 347 - +
  • [42] Modular Paging with Dynamic TLB Partitioning for Embedded Real-Time Systems
    Groesbrink, Stefan
    Kerstan, Timo
    2008 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2008, : 261 - 264
  • [43] REAL-TIME SIMULATION OF DYNAMIC-SYSTEMS ON A PYRAMID ARCHITECTURE
    BEALE, GO
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1990, 37 (03) : 212 - 220
  • [44] A modular and scalable architecture for PC-based real-time vision systems
    Martínez, J
    Costa, E
    Herreros, P
    Sánchez, X
    Baldrich, R
    REAL-TIME IMAGING, 2003, 9 (02) : 99 - 112
  • [45] Distributed Real-time Control Architecture for ROS-based Modular Robots
    Munera, Eduardo
    Poza-Lujan, Jose-Luis
    Posadas-Yague, Juan-Luis
    Simo, Jose
    Francisco Blanes Noguera, J.
    IFAC PAPERSONLINE, 2017, 50 (01): : 11233 - 11238
  • [46] A novel modular ANN architecture for efficient monitoring of gases/ odours in real-time
    Mishra, A.
    Rajput, N. S.
    MATERIALS RESEARCH EXPRESS, 2018, 5 (04):
  • [47] A modular coprocessor architecture for embedded real-time image and video signal processing
    Flatt, Holger
    Hesselbarth, Sebastian
    Fluegel, Sebastian
    Pirsch, Peter
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION - PROCEEDINGS, 2007, 4599 : 241 - +
  • [48] Real-time remote monitoring of dynamic displacements by computer vision
    Macdonald, JHG
    Taylor, CA
    Thomas, BT
    Dagless, EL
    SEISMIC DESIGN PRACTICE INTO THE NEXT CENTURY: RESEARCH AND APPLICATION, 1998, : 389 - 396
  • [49] A COMPUTER ARCHITECTURE FOR REAL-TIME IMAGE-PROCESSING USING VLSI
    HOUGHTON, AD
    SEED, NL
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 24 (1-5): : 309 - 314
  • [50] A HIGH-LEVEL LANGUAGE AND COMPUTER ARCHITECTURE FOR REAL-TIME SYSTEMS
    CRUTCHER, LA
    PROCEEDINGS OF THE 1989 AMERICAN CONTROL CONFERENCE, VOLS 1-3, 1989, : 2721 - 2726