AN ANALOG NEURAL COMPUTER WITH MODULAR ARCHITECTURE FOR REAL-TIME DYNAMIC COMPUTATIONS

被引:22
|
作者
VANDERSPIEGEL, J
MUELLER, P
BLACKMAN, D
CHANCE, P
DONHAM, C
ETIENNECUMMINGS, R
KINGET, P
机构
[1] UNIV PENN,DEPT BIOPHYS,PHILADELPHIA,PA 19104
[2] UNIV PENN,CTR SENSOR TECHNOL,PHILADELPHIA,PA 19104
[3] UNIV PENN,DEPT NEUROSCI,PHILADELPHIA,PA 19104
[4] CORTICON INC,PHILADELPHIA,PA 19104
[5] KATHOLIEKE UNIV LEUVEN,DEPT ELEKTROTECH,ELECTRON SYST AUTOMAT TECHNOL LAB,B-3001 HEVERLEE,BELGIUM
基金
美国国家科学基金会;
关键词
30;
D O I
10.1109/4.109559
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper describes a multichip analog parallel neural network whose architecture, neuron characteristics, synaptic connections, and time constants are modifiable. The system has several important features, such as time constants for time-domain computations, interchangeable chips allowing a modifiable gross architecture, and expandability to any arbitrary size. Such an approach allows the exploration of different network architectures for a wide range of applications, in particular dynamic real-world computations. Four different modules (neuron, synapse, time constant, and switch units) have been designed and fabricated in a 2-mu-m CMOS technology. About 100 of these modules have been assembled in a fully functional prototype neural computer. An integrated software package for setting the network configuration and characteristics, and monitoring the neuron outputs has been developed as well. The performance of the individual modules as well as the overall system response for several applications have been tested successfully. Results of a network for real-time decomposition of acoustical patterns will be discussed.
引用
收藏
页码:82 / 92
页数:11
相关论文
共 50 条
  • [1] Design of a pipelined hardware architecture for real-time neural network computations
    Ayala, JL
    Lomeña, AG
    López-Vallejo, M
    Fernández, A
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 419 - 422
  • [2] A Real-Time Architecture for Pruning the Effectual Computations in Deep Neural Networks
    Asadikouhanjani, Mohammadreza
    Zhang, Hao
    Gopalakrishnan, Lakshminarayanan
    Lee, Hyuk-Jae
    Ko, Seok-Bum
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (05) : 2030 - 2041
  • [3] Real-Time Multi-board Architecture for Analog Spiking Neural Networks
    Saighi, Sylvain
    Tomas, Jean
    Bornat, Yannick
    Belhadj, Bilel
    Malot, Olivia
    Renaud, Sylvie
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1939 - 1942
  • [4] Stability of real-time modular simulation of analog systems
    Dmitriev-Zdorov, VB
    Merezin, NI
    Popov, VP
    Dougal, RA
    COMPEL 2000: 7TH WORKSHOP ON COMPUTERS IN POWER ELECTRONICS, PROCEEDINGS, 2000, : 263 - 267
  • [5] A modular architecture for the real-time reconfigurability of GNSS receivers
    Dovis, F
    Lo Presti, L
    Pini, M
    Spelat, M
    PROCEEDINGS ELMAR-2004: 46TH INTERNATIONAL SYMPOSIUM ELECTRONICS IN MARINE, 2004, : 336 - 341
  • [6] Survey of Real-Time Computer System Architecture
    Gong X.
    Jiang B.
    Chen X.
    Gao Y.
    Li X.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (05): : 1021 - 1036
  • [7] REAL-TIME SIMULATION OF A HELICOPTER ROTOR ON AN ANALOG COMPUTER
    SCHRAMM, M
    SIMULATION, 1970, 14 (05) : 231 - &
  • [8] Real-time architecture for neural network applications
    Crespo, A
    Hassan, H
    Andreu, G
    Simo, J
    REAL TIME PROGRAMMING 1997: (WRTP 97), 1998, : 23 - 28
  • [9] Combining distributed and localist computations in real-time neural networks
    Carpenter, GA
    BEHAVIORAL AND BRAIN SCIENCES, 2000, 23 (04) : 473 - +
  • [10] Real-time adaptive signal processing using a dynamic reconfigurable systolic architecture in analog VLSI
    Wiehler, K
    Grigat, RR
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 58 - 61