共 50 条
- [34] Serial-link bus: A low-power on-chip bus architecture ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 541 - 546
- [35] Energy efficient and high speed on-chip ternary bus 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1364 - +
- [37] On-chip segmented bus: A self-timed approach 15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 216 - 220
- [38] Optimal algorithm for minimizing the number of twists in an on-chip bus DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1104 - 1109
- [40] Bounding bus delay and noise effects of on-chip inductance SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2004, : 167 - 170