MODELING AND TEST-GENERATION ALGORITHMS FOR MOS CIRCUITS

被引:0
作者
JAIN, SK
AGRAWAL, VD
机构
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:426 / 433
页数:8
相关论文
共 12 条
[1]  
BOSE AK, 1982, 19TH IEEE DES AUT C, P400
[2]  
CHANDRAMOULI R, 1983, 13TH P INT S FAULT T, P258
[3]  
CHIANG KW, 1982, 12TH P INT S FAULT T, P149
[4]  
DASGUPTA S, 1981, 11TH FAULT TOL COMP, P32
[5]  
ELZIQ YM, 1981, OCT P INT TEST C, P536
[6]  
JAIN SK, 1983, 20TH P DES AUT C MIA, P64
[7]  
LEVENDEL YH, COMMUNICATION
[8]   ACCURATE LOGIC SIMULATION-MODELS FOR TTL TOTEM POLE AND MOS GATES AND TRISTATE DEVICES [J].
LEVENDEL, YL ;
MENON, PR ;
MILLER, CE .
BELL SYSTEM TECHNICAL JOURNAL, 1981, 60 (07) :1271-1287
[9]  
Reddy S. M., 1984, Fourteenth International Conference on Fault-Tolerant Computing. Digest of Papers (Cat. No. 84CH2050-3), P44
[10]  
REDDY SM, 1984, 21ST P DES AUT C, P504