LOW-POWER ECL PROCESS CUTS GATE DELAY

被引：0
|
作者：
BURSKY, D
机构：
来源：
ELECTRONIC DESIGN | 1989年 / 37卷 / 10期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：32 / 32
页数：1
相关论文
共 50 条
  • [41] Fully silicided NiSi gate electrodes on HNON gate dielectrics for low-power applications
    Manabe, K
    Takahashi, K
    Ikarashi, T
    Morioka, A
    Watanabe, H
    Yoshihara, T
    Tatsumi, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2205 - 2209
  • [42] Low-Power Testing for Low-Power Devices
    Wen, Xiaoqing
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 261 - 261
  • [43] A Low-Power DCO Using Interlaced Hysteresis Delay Cells
    Yu, Chien-Ying
    Chung, Ching-Che
    Yu, Chia-Jung
    Lee, Chen-Yi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (10) : 673 - 677
  • [44] A Low-Power Delay Buffer Using Gated Driver Tree
    Hsieh, Po-Chun
    Jhuang, Jing-Siang
    Tsai, Pei-Yun
    Chiueh, Tzi-Dar
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) : 1212 - 1219
  • [45] A Low-Power Low-Voltage CMOS Thyristor Based Delay Element
    Manjunath, P., V
    Baghyalakshmi, H. R.
    Venkatesha, M. K.
    2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 716 - +
  • [46] A Low-Power Integrated Circuit for Interaural Time Delay Estimation Without Delay Lines
    Chacon-Rodriguez, A.
    Martin-Pirchio, F.
    Sanudo, S.
    Julian, P.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (07) : 575 - 579
  • [47] Gate-drive optocoupler targets low-power motor control
    Eccles, L
    ELECTRONIC DESIGN, 2001, 49 (19) : 46 - +
  • [48] A Low-Power Field-Programmable Gate Array Routing Fabric
    Lin, Mingjie
    El Gamal, Abbas
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (10) : 1481 - 1494
  • [49] Programmable floating-gate MOS logic for low-power operation
    Berg, Y
    Lande, TS
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1792 - 1795
  • [50] Gate-level synthesis for low-power using new transformations
    Pradhan, DK
    Chatterjee, M
    Swarna, MV
    Kunz, W
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 297 - 300
12345