LOW-POWER ECL PROCESS CUTS GATE DELAY

被引：0
|
作者：
BURSKY, D
机构：
来源：
ELECTRONIC DESIGN | 1989年 / 37卷 / 10期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：32 / 32
页数：1
相关论文
共 50 条
  • [21] A BICMOS LOW-POWER CURRENT-MODE GATE
    EMBABI, SHK
    BRUESKE, DE
    RACHAMREDDY, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (06) : 741 - 745
  • [22] Low-power CMOS threshold-logic gate
    Avedillo, MJ
    Quintana, JM
    Rueda, A
    Jimenez, E
    ELECTRONICS LETTERS, 1995, 31 (25) : 2157 - 2159
  • [23] Low-voltage, low-power CMOS delay element
    Seoul Natl Univ, Seoul, Korea, Republic of
    IEEE J Solid State Circuits, 7 (966-971):
  • [24] A low-voltage, low-power CMOS delay element
    Kim, G
    Kim, MK
    Chang, BS
    Kim, W
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 966 - 971
  • [25] CMOS-BIPOLAR PROCESS BUILDS HIGH-SPEED, LOW-POWER GATE ARRAY
    ANDREWS, W
    ELECTRONIC DESIGN, 1984, 32 (13) : 76 - &
  • [26] HANDLING THE POWER DISSIPATION OF ECL GATE ARRAYS
    BANERJEE, B
    VLSI SYSTEMS DESIGN, 1987, 8 (01): : 40 - &
  • [27] Low-power bus encoding with crosstalk delay elimination
    Lyuh, CG
    Kim, T
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (02): : 93 - 100
  • [28] A Low-Power CAM with Efficient Power and Delay Trade-off
    Anh Tuan Do
    Chen, Shoushun
    Kong, Zhi-Hui
    Yeo, Kiat Seng
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2573 - 2576
  • [29] High-speed and low-power ECL circuits design based on BiCMOS technology
    Wisetphanichkij, S
    Dejhan, K
    Cheevasuvit, F
    Soonyeekan, C
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 41 - 44
  • [30] A NEW EMITTER-FOLLOWER CIRCUIT FOR HIGH-SPEED AND LOW-POWER ECL
    SASAKI, N
    SATO, H
    UEDA, K
    MASHIKO, K
    SHIBATA, H
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (04) : 374 - 380
12345