LOW-POWER ECL PROCESS CUTS GATE DELAY

被引：0
|
作者：
BURSKY, D
机构：
来源：
ELECTRONIC DESIGN | 1989年 / 37卷 / 10期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：32 / 32
页数：1
相关论文
共 50 条
  • [1] BIPOLAR PROCESS YIELDS LOW-POWER ECL
    BURSKY, D
    ELECTRONIC DESIGN, 1989, 37 (04) : 37 - 38
  • [2] An ECL gate with improved speed and low power in a BiCMOS process
    Oklobdzija, VG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (01) : 77 - 83
  • [3] PROCESS CUTS ECL POWER CONSUMPTION.
    Drobac, Stan
    New Electronics, 1987, 20 (08): : 37 - 38
  • [4] IMPROVED FEEDBACK ECL GATE WITH LOW DELAY-POWER PRODUCT FOR SUBNANOSECOND REGION
    REIN, HM
    RANFFT, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (01) : 80 - 82
  • [5] An Analytical Gate Delay Variability Model for Low-Power and Low-Voltage Applications
    Garcia, Caroline P.
    Both, Thiago H.
    2022 36TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY (SBMICRO 2022), 2022,
  • [6] CREATING LOW-POWER BIPOLAR ECL AT VLSI DENSITIES
    WILSON, G
    VLSI SYSTEMS DESIGN, 1986, 7 (05): : 84 - 86
  • [7] Low-Power Design Methodology for CML and ECL Circuits
    Schrape, Oliver
    Appel, Markus
    Winkler, Frank
    Krstic, Milos
    2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
  • [8] HIGH-SPEED LOW-POWER DARLINGTON ECL CIRCUIT
    CHUANG, CT
    CHIN, K
    LU, PF
    SHIN, HJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) : 1374 - 1376
  • [9] IMPROVED FEEDBACK ECL GATE WITH LOW DELAY-POWER PRODUCT FOR SUB-NANOSECOND REGION - COMMENT
    HUGHES, JB
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (02) : 276 - 278
  • [10] Low-Power Delay Sensors on FPGAs
    Sakellariou, Panagiotis
    Paliouras, Vassilis
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2013, 7606 : 194 - 204
12345