A 8.75-11.2-GHz, low phase noise fractional-N synthesizer for 802.11a/b/g zero-IF transceiver

被引:0
作者
Mei Niansong [1 ]
Pan Yaohua [1 ]
Huang Yumei [1 ]
Hong Zhiliang [1 ]
机构
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China
基金
国家高技术研究发展计划(863计划);
关键词
frequency synthesizer; VCO; phase frequency detector; sigma-delta modulator; charge pump;
D O I
10.1088/1674-4926/32/6/065003
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
An ultra broadband fractional-N frequency synthesizer for 802.11a/b/g zero-IF transceiver application is presented. The mathematical models for the behavior of the synthesizer's spur and phase noise are analyzed, and the optimization methodology is proposed. Measurement results exhibits that the frequency synthesizer's integrated phase noise is less than 1 degrees 1 kHz to 100 MHz) with a 4.375 GHz carrier after divide-by-2), and the reference frequency spur is below -60 dBc operating with a 33 MHz reference clock. The frequency synthesizer is fabricated on a standard 0.13 mu m RF CMOS process and consumes 39.6 mW from a 1.2 V supply voltage.
引用
收藏
页数:6
相关论文
共 16 条
  • [1] Enhanced phase noise Modeling of fractional-N frequency synthesizers
    Arora, H
    Klemmer, N
    Morizio, JC
    Wolf, PD
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (02) : 379 - 395
  • [2] A low-power fullband 802.11 a/b/g WLAN transceiver with on-chip PA
    Chen, Tzung-Ming
    Chiu, Yung-Ming
    Wang, Chun-Cheng
    Chan, Ka-Un
    Lin, Ying-Hsi
    Huang, Ming-Chong
    Lu, Chao-Hua
    Wang, Wen-Shan
    Hu, Che-Sheng
    Lee, Chao-Cheng
    Huang, Jiun-Zen
    Chang, Bin-I
    Yen, Shih-Chieh
    Lin, Ying-Yao
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (05) : 983 - 991
  • [3] MOSFET Modeling for RF IC design
    Cheng, YH
    Deen, MJ
    Chen, CH
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (07) : 1286 - 1303
  • [4] Closed-loop nonlinear modeling of wideband ΣΔ fractional-N frequency synthesizers
    Hedayati, Hiva
    Bakkaloglu, Bertan
    Khalil, Waleed
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (10) : 3654 - 3663
  • [5] Kim S, 1994, IEEE J SOLID-ST CIRC, V32, P691
  • [6] A 5.7 GHz Hiperlan SiGeBiCMOS voltage-controlled oscillator and phase-locked-loop frequency synthesizer
    Klepser, BUH
    Scholz, M
    Kucera, JJ
    [J]. 2001 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2001, : 61 - 64
  • [7] Charge pump with perfect current matching characteristics in phase-locked loops
    Lee, JS
    Keel, MS
    Lim, SI
    Kim, S
    [J]. ELECTRONICS LETTERS, 2000, 36 (23) : 1907 - 1908
  • [8] An agile VCO frequency-calibration technique for a 10-GHz CMOS PLL
    Lin, Tsung-Hsien
    Lai, Yu-Jen
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (02) : 340 - 349
  • [9] A low spur, low jitter 10-GHz phase-locked loop in 0.13-mu m CMOS technology
    Mei Niansong
    Sun Yu
    Lu Bo
    Pan Yaohua
    Huang Yumei
    Hong Zhiliang
    [J]. JOURNAL OF SEMICONDUCTORS, 2011, 32 (03)
  • [10] A 1-MHZ bandwidth 3.6-GHz 0.18-μm CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise
    Meninger, SE
    Perrott, MH
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) : 966 - 980